2 * Copyright (c) 2005 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35 #ifndef __DEV_UART8250_HH__
36 #define __DEV_UART8250_HH__
38 #include "dev/io_device.hh"
39 #include "dev/uart.hh"
40 #include "params/Uart8250.hh"
42 /* UART8250 Interrupt ID Register
43 * bit 0 Interrupt Pending 0 = true, 1 = false
44 * bit 2:1 ID of highest priority interrupt
47 const uint8_t IIR_NOPEND = 0x1;
50 const uint8_t IIR_MODEM = 0x00; /* Modem Status (lowest priority) */
51 const uint8_t IIR_TXID = 0x02; /* Tx Data */
52 const uint8_t IIR_RXID = 0x04; /* Rx Data */
53 const uint8_t IIR_LINE = 0x06; /* Rx Line Status (highest priority)*/
55 const uint8_t UART_IER_RDI = 0x01;
56 const uint8_t UART_IER_THRI = 0x02;
57 const uint8_t UART_IER_RLSI = 0x04;
60 const uint8_t UART_LSR_TEMT = 0x40;
61 const uint8_t UART_LSR_THRE = 0x20;
62 const uint8_t UART_LSR_DR = 0x01;
64 const uint8_t UART_MCR_LOOP = 0x10;
70 class Uart8250 : public Uart
73 uint8_t IER, DLAB, LCR, MCR;
76 class IntrEvent : public Event
82 IntrEvent(Uart8250 *u, int bit);
83 virtual void process();
84 virtual const char *description() const;
88 IntrEvent txIntrEvent;
89 IntrEvent rxIntrEvent;
92 typedef Uart8250Params Params;
96 return dynamic_cast<const Params *>(_params);
98 Uart8250(const Params *p);
100 virtual Tick read(PacketPtr pkt);
101 virtual Tick write(PacketPtr pkt);
102 virtual AddrRangeList getAddrRanges() const;
105 * Inform the uart that there is data available.
107 virtual void dataAvailable();
111 * Return if we have an interrupt pending
112 * @return interrupt status
114 virtual bool intStatus() { return status ? true : false; }
116 void serialize(CheckpointOut &cp) const M5_ATTR_OVERRIDE;
117 void unserialize(CheckpointIn &cp) M5_ATTR_OVERRIDE;
120 #endif // __TSUNAMI_UART_HH__