2 * Copyright © 2016 Red Hat.
3 * Copyright © 2016 Bas Nieuwenhuizen
5 * based in part on anv driver which is:
6 * Copyright © 2015 Intel Corporation
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the "Software"),
10 * to deal in the Software without restriction, including without limitation
11 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
12 * and/or sell copies of the Software, and to permit persons to whom the
13 * Software is furnished to do so, subject to the following conditions:
15 * The above copyright notice and this permission notice (including the next
16 * paragraph) shall be included in all copies or substantial portions of the
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
23 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
24 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
25 * DEALINGS IN THE SOFTWARE.
28 #include "tu_private.h"
30 #include "registers/adreno_pm4.xml.h"
31 #include "registers/adreno_common.xml.h"
32 #include "registers/a6xx.xml.h"
34 #include "vk_format.h"
40 tu_bo_list_init(struct tu_bo_list
*list
)
42 list
->count
= list
->capacity
= 0;
43 list
->bo_infos
= NULL
;
47 tu_bo_list_destroy(struct tu_bo_list
*list
)
53 tu_bo_list_reset(struct tu_bo_list
*list
)
59 * \a flags consists of MSM_SUBMIT_BO_FLAGS.
62 tu_bo_list_add_info(struct tu_bo_list
*list
,
63 const struct drm_msm_gem_submit_bo
*bo_info
)
65 for (uint32_t i
= 0; i
< list
->count
; ++i
) {
66 if (list
->bo_infos
[i
].handle
== bo_info
->handle
) {
67 assert(list
->bo_infos
[i
].presumed
== bo_info
->presumed
);
68 list
->bo_infos
[i
].flags
|= bo_info
->flags
;
73 /* grow list->bo_infos if needed */
74 if (list
->count
== list
->capacity
) {
75 uint32_t new_capacity
= MAX2(2 * list
->count
, 16);
76 struct drm_msm_gem_submit_bo
*new_bo_infos
= realloc(
77 list
->bo_infos
, new_capacity
* sizeof(struct drm_msm_gem_submit_bo
));
79 return TU_BO_LIST_FAILED
;
80 list
->bo_infos
= new_bo_infos
;
81 list
->capacity
= new_capacity
;
84 list
->bo_infos
[list
->count
] = *bo_info
;
89 tu_bo_list_add(struct tu_bo_list
*list
,
90 const struct tu_bo
*bo
,
93 return tu_bo_list_add_info(list
, &(struct drm_msm_gem_submit_bo
) {
95 .handle
= bo
->gem_handle
,
101 tu_bo_list_merge(struct tu_bo_list
*list
, const struct tu_bo_list
*other
)
103 for (uint32_t i
= 0; i
< other
->count
; i
++) {
104 if (tu_bo_list_add_info(list
, other
->bo_infos
+ i
) == TU_BO_LIST_FAILED
)
105 return VK_ERROR_OUT_OF_HOST_MEMORY
;
112 tu_tiling_config_update_gmem_layout(struct tu_tiling_config
*tiling
,
113 const struct tu_device
*dev
)
115 const uint32_t gmem_size
= dev
->physical_device
->gmem_size
;
118 for (uint32_t i
= 0; i
< tiling
->buffer_count
; i
++) {
120 offset
= align(offset
, 0x4000);
122 tiling
->gmem_offsets
[i
] = offset
;
123 offset
+= tiling
->tile0
.extent
.width
* tiling
->tile0
.extent
.height
*
124 tiling
->buffer_cpp
[i
];
127 return offset
<= gmem_size
? VK_SUCCESS
: VK_ERROR_OUT_OF_DEVICE_MEMORY
;
131 tu_tiling_config_update_tile_layout(struct tu_tiling_config
*tiling
,
132 const struct tu_device
*dev
)
134 const uint32_t tile_align_w
= dev
->physical_device
->tile_align_w
;
135 const uint32_t tile_align_h
= dev
->physical_device
->tile_align_h
;
136 const uint32_t max_tile_width
= 1024; /* A6xx */
138 tiling
->tile0
.offset
= (VkOffset2D
) {
139 .x
= tiling
->render_area
.offset
.x
& ~(tile_align_w
- 1),
140 .y
= tiling
->render_area
.offset
.y
& ~(tile_align_h
- 1),
143 const uint32_t ra_width
=
144 tiling
->render_area
.extent
.width
+
145 (tiling
->render_area
.offset
.x
- tiling
->tile0
.offset
.x
);
146 const uint32_t ra_height
=
147 tiling
->render_area
.extent
.height
+
148 (tiling
->render_area
.offset
.y
- tiling
->tile0
.offset
.y
);
150 /* start from 1 tile */
151 tiling
->tile_count
= (VkExtent2D
) {
155 tiling
->tile0
.extent
= (VkExtent2D
) {
156 .width
= align(ra_width
, tile_align_w
),
157 .height
= align(ra_height
, tile_align_h
),
160 /* do not exceed max tile width */
161 while (tiling
->tile0
.extent
.width
> max_tile_width
) {
162 tiling
->tile_count
.width
++;
163 tiling
->tile0
.extent
.width
=
164 align(ra_width
/ tiling
->tile_count
.width
, tile_align_w
);
167 /* do not exceed gmem size */
168 while (tu_tiling_config_update_gmem_layout(tiling
, dev
) != VK_SUCCESS
) {
169 if (tiling
->tile0
.extent
.width
> tiling
->tile0
.extent
.height
) {
170 tiling
->tile_count
.width
++;
171 tiling
->tile0
.extent
.width
=
172 align(ra_width
/ tiling
->tile_count
.width
, tile_align_w
);
174 tiling
->tile_count
.height
++;
175 tiling
->tile0
.extent
.height
=
176 align(ra_height
/ tiling
->tile_count
.height
, tile_align_h
);
182 tu_tiling_config_update_pipe_layout(struct tu_tiling_config
*tiling
,
183 const struct tu_device
*dev
)
185 const uint32_t max_pipe_count
= 32; /* A6xx */
187 /* start from 1 tile per pipe */
188 tiling
->pipe0
= (VkExtent2D
) {
192 tiling
->pipe_count
= tiling
->tile_count
;
194 /* do not exceed max pipe count vertically */
195 while (tiling
->pipe_count
.height
> max_pipe_count
) {
196 tiling
->pipe0
.height
+= 2;
197 tiling
->pipe_count
.height
=
198 (tiling
->tile_count
.height
+ tiling
->pipe0
.height
- 1) /
199 tiling
->pipe0
.height
;
202 /* do not exceed max pipe count */
203 while (tiling
->pipe_count
.width
* tiling
->pipe_count
.height
>
205 tiling
->pipe0
.width
+= 1;
206 tiling
->pipe_count
.width
=
207 (tiling
->tile_count
.width
+ tiling
->pipe0
.width
- 1) /
213 tu_tiling_config_update_pipes(struct tu_tiling_config
*tiling
,
214 const struct tu_device
*dev
)
216 const uint32_t max_pipe_count
= 32; /* A6xx */
217 const uint32_t used_pipe_count
=
218 tiling
->pipe_count
.width
* tiling
->pipe_count
.height
;
219 const VkExtent2D last_pipe
= {
220 .width
= tiling
->tile_count
.width
% tiling
->pipe0
.width
,
221 .height
= tiling
->tile_count
.height
% tiling
->pipe0
.height
,
224 assert(used_pipe_count
<= max_pipe_count
);
225 assert(max_pipe_count
<= ARRAY_SIZE(tiling
->pipe_config
));
227 for (uint32_t y
= 0; y
< tiling
->pipe_count
.height
; y
++) {
228 for (uint32_t x
= 0; x
< tiling
->pipe_count
.width
; x
++) {
229 const uint32_t pipe_x
= tiling
->pipe0
.width
* x
;
230 const uint32_t pipe_y
= tiling
->pipe0
.height
* y
;
231 const uint32_t pipe_w
= (x
== tiling
->pipe_count
.width
- 1)
233 : tiling
->pipe0
.width
;
234 const uint32_t pipe_h
= (y
== tiling
->pipe_count
.height
- 1)
236 : tiling
->pipe0
.height
;
237 const uint32_t n
= tiling
->pipe_count
.width
* y
+ x
;
239 tiling
->pipe_config
[n
] = A6XX_VSC_PIPE_CONFIG_REG_X(pipe_x
) |
240 A6XX_VSC_PIPE_CONFIG_REG_Y(pipe_y
) |
241 A6XX_VSC_PIPE_CONFIG_REG_W(pipe_w
) |
242 A6XX_VSC_PIPE_CONFIG_REG_H(pipe_h
);
243 tiling
->pipe_sizes
[n
] = CP_SET_BIN_DATA5_0_VSC_SIZE(pipe_w
* pipe_h
);
247 memset(tiling
->pipe_config
+ used_pipe_count
, 0,
248 sizeof(uint32_t) * (max_pipe_count
- used_pipe_count
));
252 tu_tiling_config_update(struct tu_tiling_config
*tiling
,
253 const struct tu_device
*dev
,
254 const uint32_t *buffer_cpp
,
255 uint32_t buffer_count
,
256 const VkRect2D
*render_area
)
258 /* see if there is any real change */
259 const bool ra_changed
=
261 memcmp(&tiling
->render_area
, render_area
, sizeof(*render_area
));
262 const bool buf_changed
= tiling
->buffer_count
!= buffer_count
||
263 memcmp(tiling
->buffer_cpp
, buffer_cpp
,
264 sizeof(*buffer_cpp
) * buffer_count
);
265 if (!ra_changed
&& !buf_changed
)
269 tiling
->render_area
= *render_area
;
272 memcpy(tiling
->buffer_cpp
, buffer_cpp
,
273 sizeof(*buffer_cpp
) * buffer_count
);
274 tiling
->buffer_count
= buffer_count
;
277 tu_tiling_config_update_tile_layout(tiling
, dev
);
278 tu_tiling_config_update_pipe_layout(tiling
, dev
);
279 tu_tiling_config_update_pipes(tiling
, dev
);
283 tu_tiling_config_get_tile(const struct tu_tiling_config
*tiling
,
284 const struct tu_device
*dev
,
287 struct tu_tile
*tile
)
289 /* find the pipe and the slot for tile (tx, ty) */
290 const uint32_t px
= tx
/ tiling
->pipe0
.width
;
291 const uint32_t py
= ty
/ tiling
->pipe0
.height
;
292 const uint32_t sx
= tx
- tiling
->pipe0
.width
* px
;
293 const uint32_t sy
= ty
- tiling
->pipe0
.height
* py
;
295 assert(tx
< tiling
->tile_count
.width
&& ty
< tiling
->tile_count
.height
);
296 assert(px
< tiling
->pipe_count
.width
&& py
< tiling
->pipe_count
.height
);
297 assert(sx
< tiling
->pipe0
.width
&& sy
< tiling
->pipe0
.height
);
299 /* convert to 1D indices */
300 tile
->pipe
= tiling
->pipe_count
.width
* py
+ px
;
301 tile
->slot
= tiling
->pipe0
.width
* sy
+ sx
;
303 /* get the blit area for the tile */
304 tile
->begin
= (VkOffset2D
) {
305 .x
= tiling
->tile0
.offset
.x
+ tiling
->tile0
.extent
.width
* tx
,
306 .y
= tiling
->tile0
.offset
.y
+ tiling
->tile0
.extent
.height
* ty
,
309 (tx
== tiling
->tile_count
.width
- 1)
310 ? tiling
->render_area
.offset
.x
+ tiling
->render_area
.extent
.width
311 : tile
->begin
.x
+ tiling
->tile0
.extent
.width
;
313 (ty
== tiling
->tile_count
.height
- 1)
314 ? tiling
->render_area
.offset
.y
+ tiling
->render_area
.extent
.height
315 : tile
->begin
.y
+ tiling
->tile0
.extent
.height
;
318 enum a3xx_msaa_samples
319 tu_msaa_samples(uint32_t samples
)
331 assert(!"invalid sample count");
336 static enum a4xx_index_size
337 tu6_index_size(VkIndexType type
)
340 case VK_INDEX_TYPE_UINT16
:
341 return INDEX4_SIZE_16_BIT
;
342 case VK_INDEX_TYPE_UINT32
:
343 return INDEX4_SIZE_32_BIT
;
345 unreachable("invalid VkIndexType");
346 return INDEX4_SIZE_8_BIT
;
351 tu6_emit_marker(struct tu_cmd_buffer
*cmd
, struct tu_cs
*cs
)
353 tu_cs_emit_write_reg(cs
, cmd
->marker_reg
, ++cmd
->marker_seqno
);
357 tu6_emit_event_write(struct tu_cmd_buffer
*cmd
,
359 enum vgt_event_type event
,
362 tu_cs_emit_pkt7(cs
, CP_EVENT_WRITE
, need_seqno
? 4 : 1);
363 tu_cs_emit(cs
, CP_EVENT_WRITE_0_EVENT(event
));
365 tu_cs_emit_qw(cs
, cmd
->scratch_bo
.iova
);
366 tu_cs_emit(cs
, ++cmd
->scratch_seqno
);
371 tu6_emit_cache_flush(struct tu_cmd_buffer
*cmd
, struct tu_cs
*cs
)
373 tu6_emit_event_write(cmd
, cs
, 0x31, false);
377 tu6_emit_lrz_flush(struct tu_cmd_buffer
*cmd
, struct tu_cs
*cs
)
379 tu6_emit_event_write(cmd
, cs
, LRZ_FLUSH
, false);
383 tu6_emit_wfi(struct tu_cmd_buffer
*cmd
, struct tu_cs
*cs
)
385 if (cmd
->wait_for_idle
) {
387 cmd
->wait_for_idle
= false;
392 tu6_emit_flag_buffer(struct tu_cs
*cs
, const struct tu_image_view
*iview
)
394 uint64_t va
= tu_image_ubwc_base(iview
->image
, iview
->base_mip
, iview
->base_layer
);
395 uint32_t pitch
= tu_image_ubwc_pitch(iview
->image
, iview
->base_mip
);
396 uint32_t size
= tu_image_ubwc_size(iview
->image
, iview
->base_mip
);
397 if (iview
->image
->ubwc_size
) {
398 tu_cs_emit_qw(cs
, va
);
399 tu_cs_emit(cs
, A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_PITCH(pitch
) |
400 A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_ARRAY_PITCH(size
>> 2));
402 tu_cs_emit_qw(cs
, 0);
408 tu6_emit_zs(struct tu_cmd_buffer
*cmd
, struct tu_cs
*cs
)
410 const struct tu_framebuffer
*fb
= cmd
->state
.framebuffer
;
411 const struct tu_subpass
*subpass
= cmd
->state
.subpass
;
412 const struct tu_tiling_config
*tiling
= &cmd
->state
.tiling_config
;
414 const uint32_t a
= subpass
->depth_stencil_attachment
.attachment
;
415 if (a
== VK_ATTACHMENT_UNUSED
) {
416 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_DEPTH_BUFFER_INFO
, 6);
417 tu_cs_emit(cs
, A6XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT(DEPTH6_NONE
));
418 tu_cs_emit(cs
, 0x00000000); /* RB_DEPTH_BUFFER_PITCH */
419 tu_cs_emit(cs
, 0x00000000); /* RB_DEPTH_BUFFER_ARRAY_PITCH */
420 tu_cs_emit(cs
, 0x00000000); /* RB_DEPTH_BUFFER_BASE_LO */
421 tu_cs_emit(cs
, 0x00000000); /* RB_DEPTH_BUFFER_BASE_HI */
422 tu_cs_emit(cs
, 0x00000000); /* RB_DEPTH_BUFFER_BASE_GMEM */
424 tu_cs_emit_pkt4(cs
, REG_A6XX_GRAS_SU_DEPTH_BUFFER_INFO
, 1);
426 A6XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT(DEPTH6_NONE
));
428 tu_cs_emit_pkt4(cs
, REG_A6XX_GRAS_LRZ_BUFFER_BASE_LO
, 5);
429 tu_cs_emit(cs
, 0x00000000); /* RB_DEPTH_FLAG_BUFFER_BASE_LO */
430 tu_cs_emit(cs
, 0x00000000); /* RB_DEPTH_FLAG_BUFFER_BASE_HI */
431 tu_cs_emit(cs
, 0x00000000); /* GRAS_LRZ_BUFFER_PITCH */
432 tu_cs_emit(cs
, 0x00000000); /* GRAS_LRZ_FAST_CLEAR_BUFFER_BASE_LO */
433 tu_cs_emit(cs
, 0x00000000); /* GRAS_LRZ_FAST_CLEAR_BUFFER_BASE_HI */
435 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_STENCIL_INFO
, 1);
436 tu_cs_emit(cs
, 0x00000000); /* RB_STENCIL_INFO */
441 const struct tu_image_view
*iview
= fb
->attachments
[a
].attachment
;
442 enum a6xx_depth_format fmt
= tu6_pipe2depth(iview
->vk_format
);
444 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_DEPTH_BUFFER_INFO
, 6);
445 tu_cs_emit(cs
, A6XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT(fmt
));
446 tu_cs_emit(cs
, A6XX_RB_DEPTH_BUFFER_PITCH(tu_image_stride(iview
->image
, iview
->base_mip
)));
447 tu_cs_emit(cs
, A6XX_RB_DEPTH_BUFFER_ARRAY_PITCH(iview
->image
->layer_size
));
448 tu_cs_emit_qw(cs
, tu_image_base(iview
->image
, iview
->base_mip
, iview
->base_layer
));
449 tu_cs_emit(cs
, tiling
->gmem_offsets
[subpass
->color_count
]);
451 tu_cs_emit_pkt4(cs
, REG_A6XX_GRAS_SU_DEPTH_BUFFER_INFO
, 1);
452 tu_cs_emit(cs
, A6XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT(fmt
));
454 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_DEPTH_FLAG_BUFFER_BASE_LO
, 3);
455 tu6_emit_flag_buffer(cs
, iview
);
457 tu_cs_emit_pkt4(cs
, REG_A6XX_GRAS_LRZ_BUFFER_BASE_LO
, 5);
458 tu_cs_emit(cs
, 0x00000000); /* RB_DEPTH_FLAG_BUFFER_BASE_LO */
459 tu_cs_emit(cs
, 0x00000000); /* RB_DEPTH_FLAG_BUFFER_BASE_HI */
460 tu_cs_emit(cs
, 0x00000000); /* GRAS_LRZ_BUFFER_PITCH */
461 tu_cs_emit(cs
, 0x00000000); /* GRAS_LRZ_FAST_CLEAR_BUFFER_BASE_LO */
462 tu_cs_emit(cs
, 0x00000000); /* GRAS_LRZ_FAST_CLEAR_BUFFER_BASE_HI */
464 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_STENCIL_INFO
, 1);
465 tu_cs_emit(cs
, 0x00000000); /* RB_STENCIL_INFO */
471 tu6_emit_mrt(struct tu_cmd_buffer
*cmd
, struct tu_cs
*cs
)
473 const struct tu_framebuffer
*fb
= cmd
->state
.framebuffer
;
474 const struct tu_subpass
*subpass
= cmd
->state
.subpass
;
475 const struct tu_tiling_config
*tiling
= &cmd
->state
.tiling_config
;
476 unsigned char mrt_comp
[MAX_RTS
] = { 0 };
477 unsigned srgb_cntl
= 0;
479 for (uint32_t i
= 0; i
< subpass
->color_count
; ++i
) {
480 uint32_t a
= subpass
->color_attachments
[i
].attachment
;
481 if (a
== VK_ATTACHMENT_UNUSED
)
484 const struct tu_image_view
*iview
= fb
->attachments
[a
].attachment
;
485 const enum a6xx_tile_mode tile_mode
=
486 tu6_get_image_tile_mode(iview
->image
, iview
->base_mip
);
490 if (vk_format_is_srgb(iview
->vk_format
))
491 srgb_cntl
|= (1 << i
);
493 const struct tu_native_format
*format
=
494 tu6_get_native_format(iview
->vk_format
);
495 assert(format
&& format
->rb
>= 0);
497 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_MRT_BUF_INFO(i
), 6);
498 tu_cs_emit(cs
, A6XX_RB_MRT_BUF_INFO_COLOR_FORMAT(format
->rb
) |
499 A6XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE(tile_mode
) |
500 A6XX_RB_MRT_BUF_INFO_COLOR_SWAP(format
->swap
));
501 tu_cs_emit(cs
, A6XX_RB_MRT_PITCH(tu_image_stride(iview
->image
, iview
->base_mip
)));
502 tu_cs_emit(cs
, A6XX_RB_MRT_ARRAY_PITCH(iview
->image
->layer_size
));
503 tu_cs_emit_qw(cs
, tu_image_base(iview
->image
, iview
->base_mip
, iview
->base_layer
));
505 cs
, tiling
->gmem_offsets
[i
]); /* RB_MRT[i].BASE_GMEM */
507 tu_cs_emit_pkt4(cs
, REG_A6XX_SP_FS_MRT_REG(i
), 1);
508 tu_cs_emit(cs
, A6XX_SP_FS_MRT_REG_COLOR_FORMAT(format
->rb
) |
509 COND(vk_format_is_sint(iview
->vk_format
), A6XX_SP_FS_MRT_REG_COLOR_SINT
) |
510 COND(vk_format_is_uint(iview
->vk_format
), A6XX_SP_FS_MRT_REG_COLOR_UINT
));
512 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_MRT_FLAG_BUFFER(i
), 3);
513 tu6_emit_flag_buffer(cs
, iview
);
516 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_SRGB_CNTL
, 1);
517 tu_cs_emit(cs
, srgb_cntl
);
519 tu_cs_emit_pkt4(cs
, REG_A6XX_SP_SRGB_CNTL
, 1);
520 tu_cs_emit(cs
, srgb_cntl
);
522 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_RENDER_COMPONENTS
, 1);
523 tu_cs_emit(cs
, A6XX_RB_RENDER_COMPONENTS_RT0(mrt_comp
[0]) |
524 A6XX_RB_RENDER_COMPONENTS_RT1(mrt_comp
[1]) |
525 A6XX_RB_RENDER_COMPONENTS_RT2(mrt_comp
[2]) |
526 A6XX_RB_RENDER_COMPONENTS_RT3(mrt_comp
[3]) |
527 A6XX_RB_RENDER_COMPONENTS_RT4(mrt_comp
[4]) |
528 A6XX_RB_RENDER_COMPONENTS_RT5(mrt_comp
[5]) |
529 A6XX_RB_RENDER_COMPONENTS_RT6(mrt_comp
[6]) |
530 A6XX_RB_RENDER_COMPONENTS_RT7(mrt_comp
[7]));
532 tu_cs_emit_pkt4(cs
, REG_A6XX_SP_FS_RENDER_COMPONENTS
, 1);
533 tu_cs_emit(cs
, A6XX_SP_FS_RENDER_COMPONENTS_RT0(mrt_comp
[0]) |
534 A6XX_SP_FS_RENDER_COMPONENTS_RT1(mrt_comp
[1]) |
535 A6XX_SP_FS_RENDER_COMPONENTS_RT2(mrt_comp
[2]) |
536 A6XX_SP_FS_RENDER_COMPONENTS_RT3(mrt_comp
[3]) |
537 A6XX_SP_FS_RENDER_COMPONENTS_RT4(mrt_comp
[4]) |
538 A6XX_SP_FS_RENDER_COMPONENTS_RT5(mrt_comp
[5]) |
539 A6XX_SP_FS_RENDER_COMPONENTS_RT6(mrt_comp
[6]) |
540 A6XX_SP_FS_RENDER_COMPONENTS_RT7(mrt_comp
[7]));
544 tu6_emit_msaa(struct tu_cmd_buffer
*cmd
, struct tu_cs
*cs
)
546 const struct tu_subpass
*subpass
= cmd
->state
.subpass
;
547 const enum a3xx_msaa_samples samples
=
548 tu_msaa_samples(subpass
->max_sample_count
);
550 tu_cs_emit_pkt4(cs
, REG_A6XX_SP_TP_RAS_MSAA_CNTL
, 2);
551 tu_cs_emit(cs
, A6XX_SP_TP_RAS_MSAA_CNTL_SAMPLES(samples
));
552 tu_cs_emit(cs
, A6XX_SP_TP_DEST_MSAA_CNTL_SAMPLES(samples
) |
553 COND(samples
== MSAA_ONE
, A6XX_SP_TP_DEST_MSAA_CNTL_MSAA_DISABLE
));
555 tu_cs_emit_pkt4(cs
, REG_A6XX_GRAS_RAS_MSAA_CNTL
, 2);
556 tu_cs_emit(cs
, A6XX_GRAS_RAS_MSAA_CNTL_SAMPLES(samples
));
557 tu_cs_emit(cs
, A6XX_GRAS_DEST_MSAA_CNTL_SAMPLES(samples
) |
558 COND(samples
== MSAA_ONE
, A6XX_GRAS_DEST_MSAA_CNTL_MSAA_DISABLE
));
560 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_RAS_MSAA_CNTL
, 2);
561 tu_cs_emit(cs
, A6XX_RB_RAS_MSAA_CNTL_SAMPLES(samples
));
562 tu_cs_emit(cs
, A6XX_RB_DEST_MSAA_CNTL_SAMPLES(samples
) |
563 COND(samples
== MSAA_ONE
, A6XX_RB_DEST_MSAA_CNTL_MSAA_DISABLE
));
565 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_MSAA_CNTL
, 1);
566 tu_cs_emit(cs
, A6XX_RB_MSAA_CNTL_SAMPLES(samples
));
570 tu6_emit_bin_size(struct tu_cmd_buffer
*cmd
, struct tu_cs
*cs
, uint32_t flags
)
572 const struct tu_tiling_config
*tiling
= &cmd
->state
.tiling_config
;
573 const uint32_t bin_w
= tiling
->tile0
.extent
.width
;
574 const uint32_t bin_h
= tiling
->tile0
.extent
.height
;
576 tu_cs_emit_pkt4(cs
, REG_A6XX_GRAS_BIN_CONTROL
, 1);
577 tu_cs_emit(cs
, A6XX_GRAS_BIN_CONTROL_BINW(bin_w
) |
578 A6XX_GRAS_BIN_CONTROL_BINH(bin_h
) | flags
);
580 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_BIN_CONTROL
, 1);
581 tu_cs_emit(cs
, A6XX_RB_BIN_CONTROL_BINW(bin_w
) |
582 A6XX_RB_BIN_CONTROL_BINH(bin_h
) | flags
);
584 /* no flag for RB_BIN_CONTROL2... */
585 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_BIN_CONTROL2
, 1);
586 tu_cs_emit(cs
, A6XX_RB_BIN_CONTROL2_BINW(bin_w
) |
587 A6XX_RB_BIN_CONTROL2_BINH(bin_h
));
591 tu6_emit_render_cntl(struct tu_cmd_buffer
*cmd
,
596 cntl
|= A6XX_RB_RENDER_CNTL_UNK4
;
598 cntl
|= A6XX_RB_RENDER_CNTL_BINNING
;
600 tu_cs_emit_pkt7(cs
, CP_REG_WRITE
, 3);
602 tu_cs_emit(cs
, REG_A6XX_RB_RENDER_CNTL
);
603 tu_cs_emit(cs
, cntl
);
607 tu6_emit_blit_scissor(struct tu_cmd_buffer
*cmd
, struct tu_cs
*cs
)
609 const VkRect2D
*render_area
= &cmd
->state
.tiling_config
.render_area
;
610 const uint32_t x1
= render_area
->offset
.x
;
611 const uint32_t y1
= render_area
->offset
.y
;
612 const uint32_t x2
= x1
+ render_area
->extent
.width
- 1;
613 const uint32_t y2
= y1
+ render_area
->extent
.height
- 1;
615 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_BLIT_SCISSOR_TL
, 2);
617 A6XX_RB_BLIT_SCISSOR_TL_X(x1
) | A6XX_RB_BLIT_SCISSOR_TL_Y(y1
));
619 A6XX_RB_BLIT_SCISSOR_BR_X(x2
) | A6XX_RB_BLIT_SCISSOR_BR_Y(y2
));
623 tu6_emit_blit_info(struct tu_cmd_buffer
*cmd
,
625 const struct tu_image_view
*iview
,
626 uint32_t gmem_offset
,
629 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_BLIT_INFO
, 1);
630 tu_cs_emit(cs
, blit_info
);
632 const struct tu_native_format
*format
=
633 tu6_get_native_format(iview
->vk_format
);
634 assert(format
&& format
->rb
>= 0);
636 enum a6xx_tile_mode tile_mode
=
637 tu6_get_image_tile_mode(iview
->image
, iview
->base_mip
);
638 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_BLIT_DST_INFO
, 5);
639 tu_cs_emit(cs
, A6XX_RB_BLIT_DST_INFO_TILE_MODE(tile_mode
) |
640 A6XX_RB_BLIT_DST_INFO_SAMPLES(tu_msaa_samples(iview
->image
->samples
)) |
641 A6XX_RB_BLIT_DST_INFO_COLOR_FORMAT(format
->rb
) |
642 A6XX_RB_BLIT_DST_INFO_COLOR_SWAP(format
->swap
) |
643 COND(iview
->image
->ubwc_size
, A6XX_RB_BLIT_DST_INFO_FLAGS
));
644 tu_cs_emit_qw(cs
, tu_image_base(iview
->image
, iview
->base_mip
, iview
->base_layer
));
645 tu_cs_emit(cs
, A6XX_RB_BLIT_DST_PITCH(tu_image_stride(iview
->image
, iview
->base_mip
)));
646 tu_cs_emit(cs
, A6XX_RB_BLIT_DST_ARRAY_PITCH(iview
->image
->layer_size
));
648 if (iview
->image
->ubwc_size
) {
649 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_BLIT_FLAG_DST_LO
, 3);
650 tu6_emit_flag_buffer(cs
, iview
);
653 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_BLIT_BASE_GMEM
, 1);
654 tu_cs_emit(cs
, gmem_offset
);
658 tu6_emit_blit_clear(struct tu_cmd_buffer
*cmd
,
660 const struct tu_image_view
*iview
,
661 uint32_t gmem_offset
,
662 const VkClearValue
*clear_value
)
664 const struct tu_native_format
*format
=
665 tu6_get_native_format(iview
->vk_format
);
666 assert(format
&& format
->rb
>= 0);
668 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_BLIT_DST_INFO
, 1);
669 tu_cs_emit(cs
, A6XX_RB_BLIT_DST_INFO_COLOR_FORMAT(format
->rb
));
671 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_BLIT_INFO
, 1);
672 tu_cs_emit(cs
, A6XX_RB_BLIT_INFO_GMEM
| A6XX_RB_BLIT_INFO_CLEAR_MASK(0xf));
674 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_BLIT_BASE_GMEM
, 1);
675 tu_cs_emit(cs
, gmem_offset
);
677 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_UNKNOWN_88D0
, 1);
680 uint32_t clear_vals
[4] = { 0 };
681 tu_pack_clear_value(clear_value
, iview
->vk_format
, clear_vals
);
683 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_BLIT_CLEAR_COLOR_DW0
, 4);
684 tu_cs_emit(cs
, clear_vals
[0]);
685 tu_cs_emit(cs
, clear_vals
[1]);
686 tu_cs_emit(cs
, clear_vals
[2]);
687 tu_cs_emit(cs
, clear_vals
[3]);
691 tu6_emit_blit(struct tu_cmd_buffer
*cmd
, struct tu_cs
*cs
)
693 tu6_emit_marker(cmd
, cs
);
694 tu6_emit_event_write(cmd
, cs
, BLIT
, false);
695 tu6_emit_marker(cmd
, cs
);
699 tu6_emit_window_scissor(struct tu_cmd_buffer
*cmd
,
706 tu_cs_emit_pkt4(cs
, REG_A6XX_GRAS_SC_WINDOW_SCISSOR_TL
, 2);
707 tu_cs_emit(cs
, A6XX_GRAS_SC_WINDOW_SCISSOR_TL_X(x1
) |
708 A6XX_GRAS_SC_WINDOW_SCISSOR_TL_Y(y1
));
709 tu_cs_emit(cs
, A6XX_GRAS_SC_WINDOW_SCISSOR_BR_X(x2
) |
710 A6XX_GRAS_SC_WINDOW_SCISSOR_BR_Y(y2
));
712 tu_cs_emit_pkt4(cs
, REG_A6XX_GRAS_RESOLVE_CNTL_1
, 2);
714 cs
, A6XX_GRAS_RESOLVE_CNTL_1_X(x1
) | A6XX_GRAS_RESOLVE_CNTL_1_Y(y1
));
716 cs
, A6XX_GRAS_RESOLVE_CNTL_2_X(x2
) | A6XX_GRAS_RESOLVE_CNTL_2_Y(y2
));
720 tu6_emit_window_offset(struct tu_cmd_buffer
*cmd
,
725 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_WINDOW_OFFSET
, 1);
726 tu_cs_emit(cs
, A6XX_RB_WINDOW_OFFSET_X(x1
) | A6XX_RB_WINDOW_OFFSET_Y(y1
));
728 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_WINDOW_OFFSET2
, 1);
730 A6XX_RB_WINDOW_OFFSET2_X(x1
) | A6XX_RB_WINDOW_OFFSET2_Y(y1
));
732 tu_cs_emit_pkt4(cs
, REG_A6XX_SP_WINDOW_OFFSET
, 1);
733 tu_cs_emit(cs
, A6XX_SP_WINDOW_OFFSET_X(x1
) | A6XX_SP_WINDOW_OFFSET_Y(y1
));
735 tu_cs_emit_pkt4(cs
, REG_A6XX_SP_TP_WINDOW_OFFSET
, 1);
737 cs
, A6XX_SP_TP_WINDOW_OFFSET_X(x1
) | A6XX_SP_TP_WINDOW_OFFSET_Y(y1
));
741 tu6_emit_tile_select(struct tu_cmd_buffer
*cmd
,
743 const struct tu_tile
*tile
)
745 tu_cs_emit_pkt7(cs
, CP_SET_MARKER
, 1);
746 tu_cs_emit(cs
, A6XX_CP_SET_MARKER_0_MODE(0x7));
748 tu6_emit_marker(cmd
, cs
);
749 tu_cs_emit_pkt7(cs
, CP_SET_MARKER
, 1);
750 tu_cs_emit(cs
, A6XX_CP_SET_MARKER_0_MODE(RM6_GMEM
) | 0x10);
751 tu6_emit_marker(cmd
, cs
);
753 const uint32_t x1
= tile
->begin
.x
;
754 const uint32_t y1
= tile
->begin
.y
;
755 const uint32_t x2
= tile
->end
.x
- 1;
756 const uint32_t y2
= tile
->end
.y
- 1;
757 tu6_emit_window_scissor(cmd
, cs
, x1
, y1
, x2
, y2
);
758 tu6_emit_window_offset(cmd
, cs
, x1
, y1
);
760 tu_cs_emit_pkt4(cs
, REG_A6XX_VPC_SO_OVERRIDE
, 1);
761 tu_cs_emit(cs
, A6XX_VPC_SO_OVERRIDE_SO_DISABLE
);
766 tu_cs_emit_pkt7(cs
, CP_SET_VISIBILITY_OVERRIDE
, 1);
769 tu_cs_emit_pkt7(cs
, CP_SET_MODE
, 1);
775 tu6_emit_tile_load_attachment(struct tu_cmd_buffer
*cmd
,
780 const struct tu_framebuffer
*fb
= cmd
->state
.framebuffer
;
781 const struct tu_tiling_config
*tiling
= &cmd
->state
.tiling_config
;
782 const struct tu_attachment_state
*attachments
= cmd
->state
.attachments
;
784 const struct tu_image_view
*iview
= fb
->attachments
[a
].attachment
;
785 const struct tu_attachment_state
*att
= attachments
+ a
;
786 if (att
->pending_clear_aspects
) {
787 tu6_emit_blit_clear(cmd
, cs
, iview
,
788 tiling
->gmem_offsets
[gmem_index
],
791 tu6_emit_blit_info(cmd
, cs
, iview
,
792 tiling
->gmem_offsets
[gmem_index
],
793 A6XX_RB_BLIT_INFO_UNK0
| A6XX_RB_BLIT_INFO_GMEM
);
796 tu6_emit_blit(cmd
, cs
);
800 tu6_emit_tile_load(struct tu_cmd_buffer
*cmd
, struct tu_cs
*cs
)
802 const struct tu_subpass
*subpass
= cmd
->state
.subpass
;
804 tu6_emit_blit_scissor(cmd
, cs
);
806 for (uint32_t i
= 0; i
< subpass
->color_count
; ++i
) {
807 const uint32_t a
= subpass
->color_attachments
[i
].attachment
;
808 if (a
!= VK_ATTACHMENT_UNUSED
)
809 tu6_emit_tile_load_attachment(cmd
, cs
, a
, i
);
812 const uint32_t a
= subpass
->depth_stencil_attachment
.attachment
;
813 if (a
!= VK_ATTACHMENT_UNUSED
)
814 tu6_emit_tile_load_attachment(cmd
, cs
, a
, subpass
->color_count
);
818 tu6_emit_store_attachment(struct tu_cmd_buffer
*cmd
,
823 const struct tu_framebuffer
*fb
= cmd
->state
.framebuffer
;
824 const struct tu_tiling_config
*tiling
= &cmd
->state
.tiling_config
;
826 if (a
== VK_ATTACHMENT_UNUSED
)
829 tu6_emit_blit_info(cmd
, cs
, fb
->attachments
[a
].attachment
,
830 tiling
->gmem_offsets
[gmem_index
], 0);
831 tu6_emit_blit(cmd
, cs
);
835 tu6_emit_tile_store(struct tu_cmd_buffer
*cmd
, struct tu_cs
*cs
)
837 const struct tu_subpass
*subpass
= cmd
->state
.subpass
;
843 tu_cs_emit_pkt7(cs
, CP_SET_DRAW_STATE
, 3);
844 tu_cs_emit(cs
, CP_SET_DRAW_STATE__0_COUNT(0) |
845 CP_SET_DRAW_STATE__0_DISABLE_ALL_GROUPS
|
846 CP_SET_DRAW_STATE__0_GROUP_ID(0));
847 tu_cs_emit(cs
, CP_SET_DRAW_STATE__1_ADDR_LO(0));
848 tu_cs_emit(cs
, CP_SET_DRAW_STATE__2_ADDR_HI(0));
850 tu_cs_emit_pkt7(cs
, CP_SKIP_IB2_ENABLE_GLOBAL
, 1);
853 tu6_emit_marker(cmd
, cs
);
854 tu_cs_emit_pkt7(cs
, CP_SET_MARKER
, 1);
855 tu_cs_emit(cs
, A6XX_CP_SET_MARKER_0_MODE(RM6_RESOLVE
) | 0x10);
856 tu6_emit_marker(cmd
, cs
);
858 tu6_emit_blit_scissor(cmd
, cs
);
860 for (uint32_t i
= 0; i
< subpass
->color_count
; ++i
) {
861 tu6_emit_store_attachment(cmd
, cs
,
862 subpass
->color_attachments
[i
].attachment
,
864 if (subpass
->resolve_attachments
) {
865 tu6_emit_store_attachment(cmd
, cs
,
866 subpass
->resolve_attachments
[i
].attachment
,
871 tu6_emit_store_attachment(cmd
, cs
,
872 subpass
->depth_stencil_attachment
.attachment
,
873 subpass
->color_count
);
877 tu6_emit_restart_index(struct tu_cs
*cs
, uint32_t restart_index
)
879 tu_cs_emit_pkt4(cs
, REG_A6XX_PC_RESTART_INDEX
, 1);
880 tu_cs_emit(cs
, restart_index
);
884 tu6_init_hw(struct tu_cmd_buffer
*cmd
, struct tu_cs
*cs
)
886 VkResult result
= tu_cs_reserve_space(cmd
->device
, cs
, 256);
887 if (result
!= VK_SUCCESS
) {
888 cmd
->record_result
= result
;
892 tu6_emit_cache_flush(cmd
, cs
);
894 tu_cs_emit_write_reg(cs
, REG_A6XX_HLSQ_UPDATE_CNTL
, 0xfffff);
896 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_CCU_CNTL
, 0x7c400004);
897 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_8E04
, 0x00100000);
898 tu_cs_emit_write_reg(cs
, REG_A6XX_SP_UNKNOWN_AE04
, 0x8);
899 tu_cs_emit_write_reg(cs
, REG_A6XX_SP_UNKNOWN_AE00
, 0);
900 tu_cs_emit_write_reg(cs
, REG_A6XX_SP_UNKNOWN_AE0F
, 0x3f);
901 tu_cs_emit_write_reg(cs
, REG_A6XX_SP_UNKNOWN_B605
, 0x44);
902 tu_cs_emit_write_reg(cs
, REG_A6XX_SP_UNKNOWN_B600
, 0x100000);
903 tu_cs_emit_write_reg(cs
, REG_A6XX_HLSQ_UNKNOWN_BE00
, 0x80);
904 tu_cs_emit_write_reg(cs
, REG_A6XX_HLSQ_UNKNOWN_BE01
, 0);
906 tu_cs_emit_write_reg(cs
, REG_A6XX_VPC_UNKNOWN_9600
, 0);
907 tu_cs_emit_write_reg(cs
, REG_A6XX_GRAS_UNKNOWN_8600
, 0x880);
908 tu_cs_emit_write_reg(cs
, REG_A6XX_HLSQ_UNKNOWN_BE04
, 0);
909 tu_cs_emit_write_reg(cs
, REG_A6XX_SP_UNKNOWN_AE03
, 0x00000410);
910 tu_cs_emit_write_reg(cs
, REG_A6XX_SP_IBO_COUNT
, 0);
911 tu_cs_emit_write_reg(cs
, REG_A6XX_SP_UNKNOWN_B182
, 0);
912 tu_cs_emit_write_reg(cs
, REG_A6XX_HLSQ_UNKNOWN_BB11
, 0);
913 tu_cs_emit_write_reg(cs
, REG_A6XX_UCHE_UNKNOWN_0E12
, 0x3200000);
914 tu_cs_emit_write_reg(cs
, REG_A6XX_UCHE_CLIENT_PF
, 4);
915 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_8E01
, 0x0);
916 tu_cs_emit_write_reg(cs
, REG_A6XX_SP_UNKNOWN_AB00
, 0x5);
917 tu_cs_emit_write_reg(cs
, REG_A6XX_VFD_UNKNOWN_A009
, 0x00000001);
918 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_8811
, 0x00000010);
919 tu_cs_emit_write_reg(cs
, REG_A6XX_PC_MODE_CNTL
, 0x1f);
921 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_SRGB_CNTL
, 0);
923 tu_cs_emit_write_reg(cs
, REG_A6XX_GRAS_UNKNOWN_8101
, 0);
924 tu_cs_emit_write_reg(cs
, REG_A6XX_GRAS_SAMPLE_CNTL
, 0);
925 tu_cs_emit_write_reg(cs
, REG_A6XX_GRAS_UNKNOWN_8110
, 0);
927 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_RENDER_CONTROL0
, 0x401);
928 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_RENDER_CONTROL1
, 0);
929 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_FS_OUTPUT_CNTL0
, 0);
930 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_SAMPLE_CNTL
, 0);
931 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_8818
, 0);
932 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_8819
, 0);
933 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_881A
, 0);
934 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_881B
, 0);
935 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_881C
, 0);
936 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_881D
, 0);
937 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_881E
, 0);
938 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_88F0
, 0);
940 tu_cs_emit_write_reg(cs
, REG_A6XX_VPC_UNKNOWN_9101
, 0xffff00);
941 tu_cs_emit_write_reg(cs
, REG_A6XX_VPC_UNKNOWN_9107
, 0);
943 tu_cs_emit_write_reg(cs
, REG_A6XX_VPC_UNKNOWN_9236
, 1);
944 tu_cs_emit_write_reg(cs
, REG_A6XX_VPC_UNKNOWN_9300
, 0);
946 tu_cs_emit_write_reg(cs
, REG_A6XX_VPC_SO_OVERRIDE
,
947 A6XX_VPC_SO_OVERRIDE_SO_DISABLE
);
949 tu_cs_emit_write_reg(cs
, REG_A6XX_PC_UNKNOWN_9801
, 0);
950 tu_cs_emit_write_reg(cs
, REG_A6XX_PC_UNKNOWN_9806
, 0);
951 tu_cs_emit_write_reg(cs
, REG_A6XX_PC_UNKNOWN_9980
, 0);
953 tu_cs_emit_write_reg(cs
, REG_A6XX_PC_PRIMITIVE_CNTL_6
, 0);
954 tu_cs_emit_write_reg(cs
, REG_A6XX_PC_UNKNOWN_9B07
, 0);
956 tu_cs_emit_write_reg(cs
, REG_A6XX_SP_UNKNOWN_A81B
, 0);
958 tu_cs_emit_write_reg(cs
, REG_A6XX_SP_UNKNOWN_B183
, 0);
960 tu_cs_emit_write_reg(cs
, REG_A6XX_GRAS_UNKNOWN_8099
, 0);
961 tu_cs_emit_write_reg(cs
, REG_A6XX_GRAS_UNKNOWN_809B
, 0);
962 tu_cs_emit_write_reg(cs
, REG_A6XX_GRAS_UNKNOWN_80A0
, 2);
963 tu_cs_emit_write_reg(cs
, REG_A6XX_GRAS_UNKNOWN_80AF
, 0);
964 tu_cs_emit_write_reg(cs
, REG_A6XX_VPC_UNKNOWN_9210
, 0);
965 tu_cs_emit_write_reg(cs
, REG_A6XX_VPC_UNKNOWN_9211
, 0);
966 tu_cs_emit_write_reg(cs
, REG_A6XX_VPC_UNKNOWN_9602
, 0);
967 tu_cs_emit_write_reg(cs
, REG_A6XX_PC_UNKNOWN_9981
, 0x3);
968 tu_cs_emit_write_reg(cs
, REG_A6XX_PC_UNKNOWN_9E72
, 0);
969 tu_cs_emit_write_reg(cs
, REG_A6XX_VPC_UNKNOWN_9108
, 0x3);
970 tu_cs_emit_write_reg(cs
, REG_A6XX_SP_TP_UNKNOWN_B304
, 0);
971 tu_cs_emit_write_reg(cs
, REG_A6XX_SP_TP_UNKNOWN_B309
, 0x000000a2);
972 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_8804
, 0);
973 tu_cs_emit_write_reg(cs
, REG_A6XX_GRAS_UNKNOWN_80A4
, 0);
974 tu_cs_emit_write_reg(cs
, REG_A6XX_GRAS_UNKNOWN_80A5
, 0);
975 tu_cs_emit_write_reg(cs
, REG_A6XX_GRAS_UNKNOWN_80A6
, 0);
976 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_8805
, 0);
977 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_8806
, 0);
978 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_8878
, 0);
979 tu_cs_emit_write_reg(cs
, REG_A6XX_RB_UNKNOWN_8879
, 0);
980 tu_cs_emit_write_reg(cs
, REG_A6XX_HLSQ_CONTROL_5_REG
, 0xfc);
982 tu6_emit_marker(cmd
, cs
);
984 tu_cs_emit_write_reg(cs
, REG_A6XX_VFD_MODE_CNTL
, 0x00000000);
986 tu_cs_emit_write_reg(cs
, REG_A6XX_VFD_UNKNOWN_A008
, 0);
988 tu_cs_emit_write_reg(cs
, REG_A6XX_PC_MODE_CNTL
, 0x0000001f);
990 /* we don't use this yet.. probably best to disable.. */
991 tu_cs_emit_pkt7(cs
, CP_SET_DRAW_STATE
, 3);
992 tu_cs_emit(cs
, CP_SET_DRAW_STATE__0_COUNT(0) |
993 CP_SET_DRAW_STATE__0_DISABLE_ALL_GROUPS
|
994 CP_SET_DRAW_STATE__0_GROUP_ID(0));
995 tu_cs_emit(cs
, CP_SET_DRAW_STATE__1_ADDR_LO(0));
996 tu_cs_emit(cs
, CP_SET_DRAW_STATE__2_ADDR_HI(0));
998 tu_cs_emit_pkt4(cs
, REG_A6XX_VPC_SO_BUFFER_BASE_LO(0), 3);
999 tu_cs_emit(cs
, 0x00000000); /* VPC_SO_BUFFER_BASE_LO_0 */
1000 tu_cs_emit(cs
, 0x00000000); /* VPC_SO_BUFFER_BASE_HI_0 */
1001 tu_cs_emit(cs
, 0x00000000); /* VPC_SO_BUFFER_SIZE_0 */
1003 tu_cs_emit_pkt4(cs
, REG_A6XX_VPC_SO_FLUSH_BASE_LO(0), 2);
1004 tu_cs_emit(cs
, 0x00000000); /* VPC_SO_FLUSH_BASE_LO_0 */
1005 tu_cs_emit(cs
, 0x00000000); /* VPC_SO_FLUSH_BASE_HI_0 */
1007 tu_cs_emit_pkt4(cs
, REG_A6XX_VPC_SO_BUF_CNTL
, 1);
1008 tu_cs_emit(cs
, 0x00000000); /* VPC_SO_BUF_CNTL */
1010 tu_cs_emit_pkt4(cs
, REG_A6XX_VPC_SO_BUFFER_OFFSET(0), 1);
1011 tu_cs_emit(cs
, 0x00000000); /* UNKNOWN_E2AB */
1013 tu_cs_emit_pkt4(cs
, REG_A6XX_VPC_SO_BUFFER_BASE_LO(1), 3);
1014 tu_cs_emit(cs
, 0x00000000);
1015 tu_cs_emit(cs
, 0x00000000);
1016 tu_cs_emit(cs
, 0x00000000);
1018 tu_cs_emit_pkt4(cs
, REG_A6XX_VPC_SO_BUFFER_OFFSET(1), 6);
1019 tu_cs_emit(cs
, 0x00000000);
1020 tu_cs_emit(cs
, 0x00000000);
1021 tu_cs_emit(cs
, 0x00000000);
1022 tu_cs_emit(cs
, 0x00000000);
1023 tu_cs_emit(cs
, 0x00000000);
1024 tu_cs_emit(cs
, 0x00000000);
1026 tu_cs_emit_pkt4(cs
, REG_A6XX_VPC_SO_BUFFER_OFFSET(2), 6);
1027 tu_cs_emit(cs
, 0x00000000);
1028 tu_cs_emit(cs
, 0x00000000);
1029 tu_cs_emit(cs
, 0x00000000);
1030 tu_cs_emit(cs
, 0x00000000);
1031 tu_cs_emit(cs
, 0x00000000);
1032 tu_cs_emit(cs
, 0x00000000);
1034 tu_cs_emit_pkt4(cs
, REG_A6XX_VPC_SO_BUFFER_OFFSET(3), 3);
1035 tu_cs_emit(cs
, 0x00000000);
1036 tu_cs_emit(cs
, 0x00000000);
1037 tu_cs_emit(cs
, 0x00000000);
1039 tu_cs_emit_pkt4(cs
, REG_A6XX_SP_HS_CTRL_REG0
, 1);
1040 tu_cs_emit(cs
, 0x00000000);
1042 tu_cs_emit_pkt4(cs
, REG_A6XX_SP_GS_CTRL_REG0
, 1);
1043 tu_cs_emit(cs
, 0x00000000);
1045 tu_cs_emit_pkt4(cs
, REG_A6XX_GRAS_LRZ_CNTL
, 1);
1046 tu_cs_emit(cs
, 0x00000000);
1048 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_LRZ_CNTL
, 1);
1049 tu_cs_emit(cs
, 0x00000000);
1051 tu_cs_sanity_check(cs
);
1055 tu6_render_begin(struct tu_cmd_buffer
*cmd
, struct tu_cs
*cs
)
1057 VkResult result
= tu_cs_reserve_space(cmd
->device
, cs
, 256);
1058 if (result
!= VK_SUCCESS
) {
1059 cmd
->record_result
= result
;
1063 tu6_emit_lrz_flush(cmd
, cs
);
1067 tu6_emit_cache_flush(cmd
, cs
);
1069 tu_cs_emit_pkt7(cs
, CP_SKIP_IB2_ENABLE_GLOBAL
, 1);
1070 tu_cs_emit(cs
, 0x0);
1072 /* 0x10000000 for BYPASS.. 0x7c13c080 for GMEM: */
1073 tu6_emit_wfi(cmd
, cs
);
1074 tu_cs_emit_pkt4(cs
, REG_A6XX_RB_CCU_CNTL
, 1);
1075 tu_cs_emit(cs
, 0x7c400004); /* RB_CCU_CNTL */
1077 tu6_emit_zs(cmd
, cs
);
1078 tu6_emit_mrt(cmd
, cs
);
1079 tu6_emit_msaa(cmd
, cs
);
1084 tu6_emit_bin_size(cmd
, cs
, 0x6000000);
1088 tu6_emit_render_cntl(cmd
, cs
, false);
1090 tu_cs_sanity_check(cs
);
1094 tu6_render_tile(struct tu_cmd_buffer
*cmd
,
1096 const struct tu_tile
*tile
)
1098 const uint32_t render_tile_space
= 64 + tu_cs_get_call_size(&cmd
->draw_cs
);
1099 VkResult result
= tu_cs_reserve_space(cmd
->device
, cs
, render_tile_space
);
1100 if (result
!= VK_SUCCESS
) {
1101 cmd
->record_result
= result
;
1105 tu6_emit_tile_select(cmd
, cs
, tile
);
1106 tu_cs_emit_ib(cs
, &cmd
->state
.tile_load_ib
);
1108 tu_cs_emit_call(cs
, &cmd
->draw_cs
);
1109 cmd
->wait_for_idle
= true;
1111 tu_cs_emit_ib(cs
, &cmd
->state
.tile_store_ib
);
1113 tu_cs_sanity_check(cs
);
1117 tu6_render_end(struct tu_cmd_buffer
*cmd
, struct tu_cs
*cs
)
1119 VkResult result
= tu_cs_reserve_space(cmd
->device
, cs
, 16);
1120 if (result
!= VK_SUCCESS
) {
1121 cmd
->record_result
= result
;
1125 tu_cs_emit_pkt4(cs
, REG_A6XX_GRAS_LRZ_CNTL
, 1);
1126 tu_cs_emit(cs
, A6XX_GRAS_LRZ_CNTL_ENABLE
| A6XX_GRAS_LRZ_CNTL_UNK3
);
1128 tu6_emit_lrz_flush(cmd
, cs
);
1130 tu6_emit_event_write(cmd
, cs
, CACHE_FLUSH_TS
, true);
1132 tu_cs_sanity_check(cs
);
1136 tu_cmd_render_tiles(struct tu_cmd_buffer
*cmd
)
1138 const struct tu_tiling_config
*tiling
= &cmd
->state
.tiling_config
;
1140 tu6_render_begin(cmd
, &cmd
->cs
);
1142 for (uint32_t y
= 0; y
< tiling
->tile_count
.height
; y
++) {
1143 for (uint32_t x
= 0; x
< tiling
->tile_count
.width
; x
++) {
1144 struct tu_tile tile
;
1145 tu_tiling_config_get_tile(tiling
, cmd
->device
, x
, y
, &tile
);
1146 tu6_render_tile(cmd
, &cmd
->cs
, &tile
);
1150 tu6_render_end(cmd
, &cmd
->cs
);
1154 tu_cmd_prepare_tile_load_ib(struct tu_cmd_buffer
*cmd
)
1156 const uint32_t tile_load_space
= 16 + 32 * MAX_RTS
;
1157 const struct tu_subpass
*subpass
= cmd
->state
.subpass
;
1158 struct tu_attachment_state
*attachments
= cmd
->state
.attachments
;
1159 struct tu_cs sub_cs
;
1161 VkResult result
= tu_cs_begin_sub_stream(cmd
->device
, &cmd
->tile_cs
,
1162 tile_load_space
, &sub_cs
);
1163 if (result
!= VK_SUCCESS
) {
1164 cmd
->record_result
= result
;
1168 /* emit to tile-load sub_cs */
1169 tu6_emit_tile_load(cmd
, &sub_cs
);
1171 cmd
->state
.tile_load_ib
= tu_cs_end_sub_stream(&cmd
->tile_cs
, &sub_cs
);
1173 for (uint32_t i
= 0; i
< subpass
->color_count
; ++i
) {
1174 const uint32_t a
= subpass
->color_attachments
[i
].attachment
;
1175 if (a
!= VK_ATTACHMENT_UNUSED
)
1176 attachments
[a
].pending_clear_aspects
= 0;
1181 tu_cmd_prepare_tile_store_ib(struct tu_cmd_buffer
*cmd
)
1183 const uint32_t tile_store_space
= 32 + 32 * MAX_RTS
;
1184 struct tu_cs sub_cs
;
1186 VkResult result
= tu_cs_begin_sub_stream(cmd
->device
, &cmd
->tile_cs
,
1187 tile_store_space
, &sub_cs
);
1188 if (result
!= VK_SUCCESS
) {
1189 cmd
->record_result
= result
;
1193 /* emit to tile-store sub_cs */
1194 tu6_emit_tile_store(cmd
, &sub_cs
);
1196 cmd
->state
.tile_store_ib
= tu_cs_end_sub_stream(&cmd
->tile_cs
, &sub_cs
);
1200 tu_cmd_update_tiling_config(struct tu_cmd_buffer
*cmd
,
1201 const VkRect2D
*render_area
)
1203 const struct tu_device
*dev
= cmd
->device
;
1204 const struct tu_render_pass
*pass
= cmd
->state
.pass
;
1205 const struct tu_subpass
*subpass
= cmd
->state
.subpass
;
1206 struct tu_tiling_config
*tiling
= &cmd
->state
.tiling_config
;
1208 uint32_t buffer_cpp
[MAX_RTS
+ 2];
1209 uint32_t buffer_count
= 0;
1211 for (uint32_t i
= 0; i
< subpass
->color_count
; ++i
) {
1212 const uint32_t a
= subpass
->color_attachments
[i
].attachment
;
1213 if (a
== VK_ATTACHMENT_UNUSED
) {
1214 buffer_cpp
[buffer_count
++] = 0;
1218 const struct tu_render_pass_attachment
*att
= &pass
->attachments
[a
];
1219 buffer_cpp
[buffer_count
++] =
1220 vk_format_get_blocksize(att
->format
) * att
->samples
;
1223 if (subpass
->depth_stencil_attachment
.attachment
!= VK_ATTACHMENT_UNUSED
) {
1224 const uint32_t a
= subpass
->depth_stencil_attachment
.attachment
;
1225 const struct tu_render_pass_attachment
*att
= &pass
->attachments
[a
];
1228 assert(att
->format
!= VK_FORMAT_D32_SFLOAT_S8_UINT
);
1230 buffer_cpp
[buffer_count
++] =
1231 vk_format_get_blocksize(att
->format
) * att
->samples
;
1234 tu_tiling_config_update(tiling
, dev
, buffer_cpp
, buffer_count
,
1238 const struct tu_dynamic_state default_dynamic_state
= {
1254 .blend_constants
= { 0.0f
, 0.0f
, 0.0f
, 0.0f
},
1260 .stencil_compare_mask
=
1265 .stencil_write_mask
=
1270 .stencil_reference
=
1277 static void UNUSED
/* FINISHME */
1278 tu_bind_dynamic_state(struct tu_cmd_buffer
*cmd_buffer
,
1279 const struct tu_dynamic_state
*src
)
1281 struct tu_dynamic_state
*dest
= &cmd_buffer
->state
.dynamic
;
1282 uint32_t copy_mask
= src
->mask
;
1283 uint32_t dest_mask
= 0;
1285 tu_use_args(cmd_buffer
); /* FINISHME */
1287 /* Make sure to copy the number of viewports/scissors because they can
1288 * only be specified at pipeline creation time.
1290 dest
->viewport
.count
= src
->viewport
.count
;
1291 dest
->scissor
.count
= src
->scissor
.count
;
1292 dest
->discard_rectangle
.count
= src
->discard_rectangle
.count
;
1294 if (copy_mask
& TU_DYNAMIC_VIEWPORT
) {
1295 if (memcmp(&dest
->viewport
.viewports
, &src
->viewport
.viewports
,
1296 src
->viewport
.count
* sizeof(VkViewport
))) {
1297 typed_memcpy(dest
->viewport
.viewports
, src
->viewport
.viewports
,
1298 src
->viewport
.count
);
1299 dest_mask
|= TU_DYNAMIC_VIEWPORT
;
1303 if (copy_mask
& TU_DYNAMIC_SCISSOR
) {
1304 if (memcmp(&dest
->scissor
.scissors
, &src
->scissor
.scissors
,
1305 src
->scissor
.count
* sizeof(VkRect2D
))) {
1306 typed_memcpy(dest
->scissor
.scissors
, src
->scissor
.scissors
,
1307 src
->scissor
.count
);
1308 dest_mask
|= TU_DYNAMIC_SCISSOR
;
1312 if (copy_mask
& TU_DYNAMIC_LINE_WIDTH
) {
1313 if (dest
->line_width
!= src
->line_width
) {
1314 dest
->line_width
= src
->line_width
;
1315 dest_mask
|= TU_DYNAMIC_LINE_WIDTH
;
1319 if (copy_mask
& TU_DYNAMIC_DEPTH_BIAS
) {
1320 if (memcmp(&dest
->depth_bias
, &src
->depth_bias
,
1321 sizeof(src
->depth_bias
))) {
1322 dest
->depth_bias
= src
->depth_bias
;
1323 dest_mask
|= TU_DYNAMIC_DEPTH_BIAS
;
1327 if (copy_mask
& TU_DYNAMIC_BLEND_CONSTANTS
) {
1328 if (memcmp(&dest
->blend_constants
, &src
->blend_constants
,
1329 sizeof(src
->blend_constants
))) {
1330 typed_memcpy(dest
->blend_constants
, src
->blend_constants
, 4);
1331 dest_mask
|= TU_DYNAMIC_BLEND_CONSTANTS
;
1335 if (copy_mask
& TU_DYNAMIC_DEPTH_BOUNDS
) {
1336 if (memcmp(&dest
->depth_bounds
, &src
->depth_bounds
,
1337 sizeof(src
->depth_bounds
))) {
1338 dest
->depth_bounds
= src
->depth_bounds
;
1339 dest_mask
|= TU_DYNAMIC_DEPTH_BOUNDS
;
1343 if (copy_mask
& TU_DYNAMIC_STENCIL_COMPARE_MASK
) {
1344 if (memcmp(&dest
->stencil_compare_mask
, &src
->stencil_compare_mask
,
1345 sizeof(src
->stencil_compare_mask
))) {
1346 dest
->stencil_compare_mask
= src
->stencil_compare_mask
;
1347 dest_mask
|= TU_DYNAMIC_STENCIL_COMPARE_MASK
;
1351 if (copy_mask
& TU_DYNAMIC_STENCIL_WRITE_MASK
) {
1352 if (memcmp(&dest
->stencil_write_mask
, &src
->stencil_write_mask
,
1353 sizeof(src
->stencil_write_mask
))) {
1354 dest
->stencil_write_mask
= src
->stencil_write_mask
;
1355 dest_mask
|= TU_DYNAMIC_STENCIL_WRITE_MASK
;
1359 if (copy_mask
& TU_DYNAMIC_STENCIL_REFERENCE
) {
1360 if (memcmp(&dest
->stencil_reference
, &src
->stencil_reference
,
1361 sizeof(src
->stencil_reference
))) {
1362 dest
->stencil_reference
= src
->stencil_reference
;
1363 dest_mask
|= TU_DYNAMIC_STENCIL_REFERENCE
;
1367 if (copy_mask
& TU_DYNAMIC_DISCARD_RECTANGLE
) {
1368 if (memcmp(&dest
->discard_rectangle
.rectangles
,
1369 &src
->discard_rectangle
.rectangles
,
1370 src
->discard_rectangle
.count
* sizeof(VkRect2D
))) {
1371 typed_memcpy(dest
->discard_rectangle
.rectangles
,
1372 src
->discard_rectangle
.rectangles
,
1373 src
->discard_rectangle
.count
);
1374 dest_mask
|= TU_DYNAMIC_DISCARD_RECTANGLE
;
1380 tu_create_cmd_buffer(struct tu_device
*device
,
1381 struct tu_cmd_pool
*pool
,
1382 VkCommandBufferLevel level
,
1383 VkCommandBuffer
*pCommandBuffer
)
1385 struct tu_cmd_buffer
*cmd_buffer
;
1386 cmd_buffer
= vk_zalloc(&pool
->alloc
, sizeof(*cmd_buffer
), 8,
1387 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT
);
1388 if (cmd_buffer
== NULL
)
1389 return vk_error(device
->instance
, VK_ERROR_OUT_OF_HOST_MEMORY
);
1391 cmd_buffer
->_loader_data
.loaderMagic
= ICD_LOADER_MAGIC
;
1392 cmd_buffer
->device
= device
;
1393 cmd_buffer
->pool
= pool
;
1394 cmd_buffer
->level
= level
;
1397 list_addtail(&cmd_buffer
->pool_link
, &pool
->cmd_buffers
);
1398 cmd_buffer
->queue_family_index
= pool
->queue_family_index
;
1401 /* Init the pool_link so we can safely call list_del when we destroy
1402 * the command buffer
1404 list_inithead(&cmd_buffer
->pool_link
);
1405 cmd_buffer
->queue_family_index
= TU_QUEUE_GENERAL
;
1408 tu_bo_list_init(&cmd_buffer
->bo_list
);
1409 tu_cs_init(&cmd_buffer
->cs
, TU_CS_MODE_GROW
, 4096);
1410 tu_cs_init(&cmd_buffer
->draw_cs
, TU_CS_MODE_GROW
, 4096);
1411 tu_cs_init(&cmd_buffer
->draw_state
, TU_CS_MODE_SUB_STREAM
, 2048);
1412 tu_cs_init(&cmd_buffer
->tile_cs
, TU_CS_MODE_SUB_STREAM
, 1024);
1414 *pCommandBuffer
= tu_cmd_buffer_to_handle(cmd_buffer
);
1416 list_inithead(&cmd_buffer
->upload
.list
);
1418 cmd_buffer
->marker_reg
= REG_A6XX_CP_SCRATCH_REG(
1419 cmd_buffer
->level
== VK_COMMAND_BUFFER_LEVEL_PRIMARY
? 7 : 6);
1421 VkResult result
= tu_bo_init_new(device
, &cmd_buffer
->scratch_bo
, 0x1000);
1422 if (result
!= VK_SUCCESS
)
1429 tu_cmd_buffer_destroy(struct tu_cmd_buffer
*cmd_buffer
)
1431 tu_bo_finish(cmd_buffer
->device
, &cmd_buffer
->scratch_bo
);
1433 list_del(&cmd_buffer
->pool_link
);
1435 for (unsigned i
= 0; i
< VK_PIPELINE_BIND_POINT_RANGE_SIZE
; i
++)
1436 free(cmd_buffer
->descriptors
[i
].push_set
.set
.mapped_ptr
);
1438 tu_cs_finish(cmd_buffer
->device
, &cmd_buffer
->cs
);
1439 tu_cs_finish(cmd_buffer
->device
, &cmd_buffer
->draw_cs
);
1440 tu_cs_finish(cmd_buffer
->device
, &cmd_buffer
->draw_state
);
1441 tu_cs_finish(cmd_buffer
->device
, &cmd_buffer
->tile_cs
);
1443 tu_bo_list_destroy(&cmd_buffer
->bo_list
);
1444 vk_free(&cmd_buffer
->pool
->alloc
, cmd_buffer
);
1448 tu_reset_cmd_buffer(struct tu_cmd_buffer
*cmd_buffer
)
1450 cmd_buffer
->wait_for_idle
= true;
1452 cmd_buffer
->record_result
= VK_SUCCESS
;
1454 tu_bo_list_reset(&cmd_buffer
->bo_list
);
1455 tu_cs_reset(cmd_buffer
->device
, &cmd_buffer
->cs
);
1456 tu_cs_reset(cmd_buffer
->device
, &cmd_buffer
->draw_cs
);
1457 tu_cs_reset(cmd_buffer
->device
, &cmd_buffer
->draw_state
);
1458 tu_cs_reset(cmd_buffer
->device
, &cmd_buffer
->tile_cs
);
1460 for (unsigned i
= 0; i
< VK_PIPELINE_BIND_POINT_RANGE_SIZE
; i
++) {
1461 cmd_buffer
->descriptors
[i
].dirty
= 0;
1462 cmd_buffer
->descriptors
[i
].valid
= 0;
1463 cmd_buffer
->descriptors
[i
].push_dirty
= false;
1466 cmd_buffer
->status
= TU_CMD_BUFFER_STATUS_INITIAL
;
1468 return cmd_buffer
->record_result
;
1472 tu_cmd_state_setup_attachments(struct tu_cmd_buffer
*cmd_buffer
,
1473 const VkRenderPassBeginInfo
*info
)
1475 struct tu_cmd_state
*state
= &cmd_buffer
->state
;
1476 const struct tu_framebuffer
*fb
= state
->framebuffer
;
1477 const struct tu_render_pass
*pass
= state
->pass
;
1479 for (uint32_t i
= 0; i
< fb
->attachment_count
; ++i
) {
1480 const struct tu_image_view
*iview
= fb
->attachments
[i
].attachment
;
1481 tu_bo_list_add(&cmd_buffer
->bo_list
, iview
->image
->bo
,
1482 MSM_SUBMIT_BO_READ
| MSM_SUBMIT_BO_WRITE
);
1485 if (pass
->attachment_count
== 0) {
1486 state
->attachments
= NULL
;
1490 state
->attachments
=
1491 vk_alloc(&cmd_buffer
->pool
->alloc
,
1492 pass
->attachment_count
* sizeof(state
->attachments
[0]), 8,
1493 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT
);
1494 if (state
->attachments
== NULL
) {
1495 cmd_buffer
->record_result
= VK_ERROR_OUT_OF_HOST_MEMORY
;
1496 return cmd_buffer
->record_result
;
1499 for (uint32_t i
= 0; i
< pass
->attachment_count
; ++i
) {
1500 const struct tu_render_pass_attachment
*att
= &pass
->attachments
[i
];
1501 VkImageAspectFlags att_aspects
= vk_format_aspects(att
->format
);
1502 VkImageAspectFlags clear_aspects
= 0;
1504 if (att_aspects
== VK_IMAGE_ASPECT_COLOR_BIT
) {
1505 /* color attachment */
1506 if (att
->load_op
== VK_ATTACHMENT_LOAD_OP_CLEAR
) {
1507 clear_aspects
|= VK_IMAGE_ASPECT_COLOR_BIT
;
1510 /* depthstencil attachment */
1511 if ((att_aspects
& VK_IMAGE_ASPECT_DEPTH_BIT
) &&
1512 att
->load_op
== VK_ATTACHMENT_LOAD_OP_CLEAR
) {
1513 clear_aspects
|= VK_IMAGE_ASPECT_DEPTH_BIT
;
1514 if ((att_aspects
& VK_IMAGE_ASPECT_STENCIL_BIT
) &&
1515 att
->stencil_load_op
== VK_ATTACHMENT_LOAD_OP_DONT_CARE
)
1516 clear_aspects
|= VK_IMAGE_ASPECT_STENCIL_BIT
;
1518 if ((att_aspects
& VK_IMAGE_ASPECT_STENCIL_BIT
) &&
1519 att
->stencil_load_op
== VK_ATTACHMENT_LOAD_OP_CLEAR
) {
1520 clear_aspects
|= VK_IMAGE_ASPECT_STENCIL_BIT
;
1524 state
->attachments
[i
].pending_clear_aspects
= clear_aspects
;
1525 state
->attachments
[i
].cleared_views
= 0;
1526 if (clear_aspects
&& info
) {
1527 assert(info
->clearValueCount
> i
);
1528 state
->attachments
[i
].clear_value
= info
->pClearValues
[i
];
1531 state
->attachments
[i
].current_layout
= att
->initial_layout
;
1538 tu_AllocateCommandBuffers(VkDevice _device
,
1539 const VkCommandBufferAllocateInfo
*pAllocateInfo
,
1540 VkCommandBuffer
*pCommandBuffers
)
1542 TU_FROM_HANDLE(tu_device
, device
, _device
);
1543 TU_FROM_HANDLE(tu_cmd_pool
, pool
, pAllocateInfo
->commandPool
);
1545 VkResult result
= VK_SUCCESS
;
1548 for (i
= 0; i
< pAllocateInfo
->commandBufferCount
; i
++) {
1550 if (!list_is_empty(&pool
->free_cmd_buffers
)) {
1551 struct tu_cmd_buffer
*cmd_buffer
= list_first_entry(
1552 &pool
->free_cmd_buffers
, struct tu_cmd_buffer
, pool_link
);
1554 list_del(&cmd_buffer
->pool_link
);
1555 list_addtail(&cmd_buffer
->pool_link
, &pool
->cmd_buffers
);
1557 result
= tu_reset_cmd_buffer(cmd_buffer
);
1558 cmd_buffer
->_loader_data
.loaderMagic
= ICD_LOADER_MAGIC
;
1559 cmd_buffer
->level
= pAllocateInfo
->level
;
1561 pCommandBuffers
[i
] = tu_cmd_buffer_to_handle(cmd_buffer
);
1563 result
= tu_create_cmd_buffer(device
, pool
, pAllocateInfo
->level
,
1564 &pCommandBuffers
[i
]);
1566 if (result
!= VK_SUCCESS
)
1570 if (result
!= VK_SUCCESS
) {
1571 tu_FreeCommandBuffers(_device
, pAllocateInfo
->commandPool
, i
,
1574 /* From the Vulkan 1.0.66 spec:
1576 * "vkAllocateCommandBuffers can be used to create multiple
1577 * command buffers. If the creation of any of those command
1578 * buffers fails, the implementation must destroy all
1579 * successfully created command buffer objects from this
1580 * command, set all entries of the pCommandBuffers array to
1581 * NULL and return the error."
1583 memset(pCommandBuffers
, 0,
1584 sizeof(*pCommandBuffers
) * pAllocateInfo
->commandBufferCount
);
1591 tu_FreeCommandBuffers(VkDevice device
,
1592 VkCommandPool commandPool
,
1593 uint32_t commandBufferCount
,
1594 const VkCommandBuffer
*pCommandBuffers
)
1596 for (uint32_t i
= 0; i
< commandBufferCount
; i
++) {
1597 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, pCommandBuffers
[i
]);
1600 if (cmd_buffer
->pool
) {
1601 list_del(&cmd_buffer
->pool_link
);
1602 list_addtail(&cmd_buffer
->pool_link
,
1603 &cmd_buffer
->pool
->free_cmd_buffers
);
1605 tu_cmd_buffer_destroy(cmd_buffer
);
1611 tu_ResetCommandBuffer(VkCommandBuffer commandBuffer
,
1612 VkCommandBufferResetFlags flags
)
1614 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
1615 return tu_reset_cmd_buffer(cmd_buffer
);
1619 tu_BeginCommandBuffer(VkCommandBuffer commandBuffer
,
1620 const VkCommandBufferBeginInfo
*pBeginInfo
)
1622 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
1623 VkResult result
= VK_SUCCESS
;
1625 if (cmd_buffer
->status
!= TU_CMD_BUFFER_STATUS_INITIAL
) {
1626 /* If the command buffer has already been resetted with
1627 * vkResetCommandBuffer, no need to do it again.
1629 result
= tu_reset_cmd_buffer(cmd_buffer
);
1630 if (result
!= VK_SUCCESS
)
1634 memset(&cmd_buffer
->state
, 0, sizeof(cmd_buffer
->state
));
1635 cmd_buffer
->usage_flags
= pBeginInfo
->flags
;
1637 tu_cs_begin(&cmd_buffer
->cs
);
1638 tu_cs_begin(&cmd_buffer
->draw_cs
);
1640 cmd_buffer
->marker_seqno
= 0;
1641 cmd_buffer
->scratch_seqno
= 0;
1643 /* setup initial configuration into command buffer */
1644 if (cmd_buffer
->level
== VK_COMMAND_BUFFER_LEVEL_PRIMARY
) {
1645 switch (cmd_buffer
->queue_family_index
) {
1646 case TU_QUEUE_GENERAL
:
1647 tu6_init_hw(cmd_buffer
, &cmd_buffer
->cs
);
1654 cmd_buffer
->status
= TU_CMD_BUFFER_STATUS_RECORDING
;
1660 tu_CmdBindVertexBuffers(VkCommandBuffer commandBuffer
,
1661 uint32_t firstBinding
,
1662 uint32_t bindingCount
,
1663 const VkBuffer
*pBuffers
,
1664 const VkDeviceSize
*pOffsets
)
1666 TU_FROM_HANDLE(tu_cmd_buffer
, cmd
, commandBuffer
);
1668 assert(firstBinding
+ bindingCount
<= MAX_VBS
);
1670 for (uint32_t i
= 0; i
< bindingCount
; i
++) {
1671 cmd
->state
.vb
.buffers
[firstBinding
+ i
] =
1672 tu_buffer_from_handle(pBuffers
[i
]);
1673 cmd
->state
.vb
.offsets
[firstBinding
+ i
] = pOffsets
[i
];
1676 /* VB states depend on VkPipelineVertexInputStateCreateInfo */
1677 cmd
->state
.dirty
|= TU_CMD_DIRTY_VERTEX_BUFFERS
;
1681 tu_CmdBindIndexBuffer(VkCommandBuffer commandBuffer
,
1683 VkDeviceSize offset
,
1684 VkIndexType indexType
)
1686 TU_FROM_HANDLE(tu_cmd_buffer
, cmd
, commandBuffer
);
1687 TU_FROM_HANDLE(tu_buffer
, buf
, buffer
);
1689 /* initialize/update the restart index */
1690 if (!cmd
->state
.index_buffer
|| cmd
->state
.index_type
!= indexType
) {
1691 struct tu_cs
*draw_cs
= &cmd
->draw_cs
;
1692 VkResult result
= tu_cs_reserve_space(cmd
->device
, draw_cs
, 2);
1693 if (result
!= VK_SUCCESS
) {
1694 cmd
->record_result
= result
;
1698 tu6_emit_restart_index(
1699 draw_cs
, indexType
== VK_INDEX_TYPE_UINT32
? 0xffffffff : 0xffff);
1701 tu_cs_sanity_check(draw_cs
);
1705 if (cmd
->state
.index_buffer
!= buf
)
1706 tu_bo_list_add(&cmd
->bo_list
, buf
->bo
, MSM_SUBMIT_BO_READ
);
1708 cmd
->state
.index_buffer
= buf
;
1709 cmd
->state
.index_offset
= offset
;
1710 cmd
->state
.index_type
= indexType
;
1714 tu_CmdBindDescriptorSets(VkCommandBuffer commandBuffer
,
1715 VkPipelineBindPoint pipelineBindPoint
,
1716 VkPipelineLayout _layout
,
1718 uint32_t descriptorSetCount
,
1719 const VkDescriptorSet
*pDescriptorSets
,
1720 uint32_t dynamicOffsetCount
,
1721 const uint32_t *pDynamicOffsets
)
1723 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
1724 TU_FROM_HANDLE(tu_pipeline_layout
, layout
, _layout
);
1725 unsigned dyn_idx
= 0;
1727 struct tu_descriptor_state
*descriptors_state
=
1728 tu_get_descriptors_state(cmd_buffer
, pipelineBindPoint
);
1730 for (unsigned i
= 0; i
< descriptorSetCount
; ++i
) {
1731 unsigned idx
= i
+ firstSet
;
1732 TU_FROM_HANDLE(tu_descriptor_set
, set
, pDescriptorSets
[i
]);
1734 descriptors_state
->sets
[idx
] = set
;
1735 descriptors_state
->valid
|= (1u << idx
);
1737 for(unsigned j
= 0; j
< set
->layout
->dynamic_offset_count
; ++j
, ++dyn_idx
) {
1738 unsigned idx
= j
+ layout
->set
[i
+ firstSet
].dynamic_offset_start
;
1739 assert(dyn_idx
< dynamicOffsetCount
);
1741 descriptors_state
->dynamic_buffers
[idx
] =
1742 set
->dynamic_descriptors
[j
].va
+ pDynamicOffsets
[dyn_idx
];
1746 cmd_buffer
->state
.dirty
|= TU_CMD_DIRTY_DESCRIPTOR_SETS
;
1750 tu_CmdPushConstants(VkCommandBuffer commandBuffer
,
1751 VkPipelineLayout layout
,
1752 VkShaderStageFlags stageFlags
,
1755 const void *pValues
)
1757 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
1758 memcpy((void*) cmd_buffer
->push_constants
+ offset
, pValues
, size
);
1762 tu_EndCommandBuffer(VkCommandBuffer commandBuffer
)
1764 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
1766 if (cmd_buffer
->scratch_seqno
) {
1767 tu_bo_list_add(&cmd_buffer
->bo_list
, &cmd_buffer
->scratch_bo
,
1768 MSM_SUBMIT_BO_WRITE
);
1771 for (uint32_t i
= 0; i
< cmd_buffer
->draw_cs
.bo_count
; i
++) {
1772 tu_bo_list_add(&cmd_buffer
->bo_list
, cmd_buffer
->draw_cs
.bos
[i
],
1773 MSM_SUBMIT_BO_READ
| MSM_SUBMIT_BO_DUMP
);
1776 for (uint32_t i
= 0; i
< cmd_buffer
->draw_state
.bo_count
; i
++) {
1777 tu_bo_list_add(&cmd_buffer
->bo_list
, cmd_buffer
->draw_state
.bos
[i
],
1778 MSM_SUBMIT_BO_READ
| MSM_SUBMIT_BO_DUMP
);
1781 for (uint32_t i
= 0; i
< cmd_buffer
->tile_cs
.bo_count
; i
++) {
1782 tu_bo_list_add(&cmd_buffer
->bo_list
, cmd_buffer
->tile_cs
.bos
[i
],
1783 MSM_SUBMIT_BO_READ
| MSM_SUBMIT_BO_DUMP
);
1786 tu_cs_end(&cmd_buffer
->cs
);
1787 tu_cs_end(&cmd_buffer
->draw_cs
);
1789 assert(!cmd_buffer
->state
.attachments
);
1791 cmd_buffer
->status
= TU_CMD_BUFFER_STATUS_EXECUTABLE
;
1793 return cmd_buffer
->record_result
;
1797 tu_CmdBindPipeline(VkCommandBuffer commandBuffer
,
1798 VkPipelineBindPoint pipelineBindPoint
,
1799 VkPipeline _pipeline
)
1801 TU_FROM_HANDLE(tu_cmd_buffer
, cmd
, commandBuffer
);
1802 TU_FROM_HANDLE(tu_pipeline
, pipeline
, _pipeline
);
1804 switch (pipelineBindPoint
) {
1805 case VK_PIPELINE_BIND_POINT_GRAPHICS
:
1806 cmd
->state
.pipeline
= pipeline
;
1807 cmd
->state
.dirty
|= TU_CMD_DIRTY_PIPELINE
;
1809 case VK_PIPELINE_BIND_POINT_COMPUTE
:
1810 tu_finishme("binding compute pipeline");
1813 unreachable("unrecognized pipeline bind point");
1819 tu_CmdSetViewport(VkCommandBuffer commandBuffer
,
1820 uint32_t firstViewport
,
1821 uint32_t viewportCount
,
1822 const VkViewport
*pViewports
)
1824 TU_FROM_HANDLE(tu_cmd_buffer
, cmd
, commandBuffer
);
1825 struct tu_cs
*draw_cs
= &cmd
->draw_cs
;
1827 VkResult result
= tu_cs_reserve_space(cmd
->device
, draw_cs
, 12);
1828 if (result
!= VK_SUCCESS
) {
1829 cmd
->record_result
= result
;
1833 assert(firstViewport
== 0 && viewportCount
== 1);
1834 tu6_emit_viewport(draw_cs
, pViewports
);
1836 tu_cs_sanity_check(draw_cs
);
1840 tu_CmdSetScissor(VkCommandBuffer commandBuffer
,
1841 uint32_t firstScissor
,
1842 uint32_t scissorCount
,
1843 const VkRect2D
*pScissors
)
1845 TU_FROM_HANDLE(tu_cmd_buffer
, cmd
, commandBuffer
);
1846 struct tu_cs
*draw_cs
= &cmd
->draw_cs
;
1848 VkResult result
= tu_cs_reserve_space(cmd
->device
, draw_cs
, 3);
1849 if (result
!= VK_SUCCESS
) {
1850 cmd
->record_result
= result
;
1854 assert(firstScissor
== 0 && scissorCount
== 1);
1855 tu6_emit_scissor(draw_cs
, pScissors
);
1857 tu_cs_sanity_check(draw_cs
);
1861 tu_CmdSetLineWidth(VkCommandBuffer commandBuffer
, float lineWidth
)
1863 TU_FROM_HANDLE(tu_cmd_buffer
, cmd
, commandBuffer
);
1865 cmd
->state
.dynamic
.line_width
= lineWidth
;
1867 /* line width depends on VkPipelineRasterizationStateCreateInfo */
1868 cmd
->state
.dirty
|= TU_CMD_DIRTY_DYNAMIC_LINE_WIDTH
;
1872 tu_CmdSetDepthBias(VkCommandBuffer commandBuffer
,
1873 float depthBiasConstantFactor
,
1874 float depthBiasClamp
,
1875 float depthBiasSlopeFactor
)
1877 TU_FROM_HANDLE(tu_cmd_buffer
, cmd
, commandBuffer
);
1878 struct tu_cs
*draw_cs
= &cmd
->draw_cs
;
1880 VkResult result
= tu_cs_reserve_space(cmd
->device
, draw_cs
, 4);
1881 if (result
!= VK_SUCCESS
) {
1882 cmd
->record_result
= result
;
1886 tu6_emit_depth_bias(draw_cs
, depthBiasConstantFactor
, depthBiasClamp
,
1887 depthBiasSlopeFactor
);
1889 tu_cs_sanity_check(draw_cs
);
1893 tu_CmdSetBlendConstants(VkCommandBuffer commandBuffer
,
1894 const float blendConstants
[4])
1896 TU_FROM_HANDLE(tu_cmd_buffer
, cmd
, commandBuffer
);
1897 struct tu_cs
*draw_cs
= &cmd
->draw_cs
;
1899 VkResult result
= tu_cs_reserve_space(cmd
->device
, draw_cs
, 5);
1900 if (result
!= VK_SUCCESS
) {
1901 cmd
->record_result
= result
;
1905 tu6_emit_blend_constants(draw_cs
, blendConstants
);
1907 tu_cs_sanity_check(draw_cs
);
1911 tu_CmdSetDepthBounds(VkCommandBuffer commandBuffer
,
1912 float minDepthBounds
,
1913 float maxDepthBounds
)
1918 tu_CmdSetStencilCompareMask(VkCommandBuffer commandBuffer
,
1919 VkStencilFaceFlags faceMask
,
1920 uint32_t compareMask
)
1922 TU_FROM_HANDLE(tu_cmd_buffer
, cmd
, commandBuffer
);
1924 if (faceMask
& VK_STENCIL_FACE_FRONT_BIT
)
1925 cmd
->state
.dynamic
.stencil_compare_mask
.front
= compareMask
;
1926 if (faceMask
& VK_STENCIL_FACE_BACK_BIT
)
1927 cmd
->state
.dynamic
.stencil_compare_mask
.back
= compareMask
;
1929 /* the front/back compare masks must be updated together */
1930 cmd
->state
.dirty
|= TU_CMD_DIRTY_DYNAMIC_STENCIL_COMPARE_MASK
;
1934 tu_CmdSetStencilWriteMask(VkCommandBuffer commandBuffer
,
1935 VkStencilFaceFlags faceMask
,
1938 TU_FROM_HANDLE(tu_cmd_buffer
, cmd
, commandBuffer
);
1940 if (faceMask
& VK_STENCIL_FACE_FRONT_BIT
)
1941 cmd
->state
.dynamic
.stencil_write_mask
.front
= writeMask
;
1942 if (faceMask
& VK_STENCIL_FACE_BACK_BIT
)
1943 cmd
->state
.dynamic
.stencil_write_mask
.back
= writeMask
;
1945 /* the front/back write masks must be updated together */
1946 cmd
->state
.dirty
|= TU_CMD_DIRTY_DYNAMIC_STENCIL_WRITE_MASK
;
1950 tu_CmdSetStencilReference(VkCommandBuffer commandBuffer
,
1951 VkStencilFaceFlags faceMask
,
1954 TU_FROM_HANDLE(tu_cmd_buffer
, cmd
, commandBuffer
);
1956 if (faceMask
& VK_STENCIL_FACE_FRONT_BIT
)
1957 cmd
->state
.dynamic
.stencil_reference
.front
= reference
;
1958 if (faceMask
& VK_STENCIL_FACE_BACK_BIT
)
1959 cmd
->state
.dynamic
.stencil_reference
.back
= reference
;
1961 /* the front/back references must be updated together */
1962 cmd
->state
.dirty
|= TU_CMD_DIRTY_DYNAMIC_STENCIL_REFERENCE
;
1966 tu_CmdExecuteCommands(VkCommandBuffer commandBuffer
,
1967 uint32_t commandBufferCount
,
1968 const VkCommandBuffer
*pCmdBuffers
)
1973 tu_CreateCommandPool(VkDevice _device
,
1974 const VkCommandPoolCreateInfo
*pCreateInfo
,
1975 const VkAllocationCallbacks
*pAllocator
,
1976 VkCommandPool
*pCmdPool
)
1978 TU_FROM_HANDLE(tu_device
, device
, _device
);
1979 struct tu_cmd_pool
*pool
;
1981 pool
= vk_alloc2(&device
->alloc
, pAllocator
, sizeof(*pool
), 8,
1982 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT
);
1984 return vk_error(device
->instance
, VK_ERROR_OUT_OF_HOST_MEMORY
);
1987 pool
->alloc
= *pAllocator
;
1989 pool
->alloc
= device
->alloc
;
1991 list_inithead(&pool
->cmd_buffers
);
1992 list_inithead(&pool
->free_cmd_buffers
);
1994 pool
->queue_family_index
= pCreateInfo
->queueFamilyIndex
;
1996 *pCmdPool
= tu_cmd_pool_to_handle(pool
);
2002 tu_DestroyCommandPool(VkDevice _device
,
2003 VkCommandPool commandPool
,
2004 const VkAllocationCallbacks
*pAllocator
)
2006 TU_FROM_HANDLE(tu_device
, device
, _device
);
2007 TU_FROM_HANDLE(tu_cmd_pool
, pool
, commandPool
);
2012 list_for_each_entry_safe(struct tu_cmd_buffer
, cmd_buffer
,
2013 &pool
->cmd_buffers
, pool_link
)
2015 tu_cmd_buffer_destroy(cmd_buffer
);
2018 list_for_each_entry_safe(struct tu_cmd_buffer
, cmd_buffer
,
2019 &pool
->free_cmd_buffers
, pool_link
)
2021 tu_cmd_buffer_destroy(cmd_buffer
);
2024 vk_free2(&device
->alloc
, pAllocator
, pool
);
2028 tu_ResetCommandPool(VkDevice device
,
2029 VkCommandPool commandPool
,
2030 VkCommandPoolResetFlags flags
)
2032 TU_FROM_HANDLE(tu_cmd_pool
, pool
, commandPool
);
2035 list_for_each_entry(struct tu_cmd_buffer
, cmd_buffer
, &pool
->cmd_buffers
,
2038 result
= tu_reset_cmd_buffer(cmd_buffer
);
2039 if (result
!= VK_SUCCESS
)
2047 tu_TrimCommandPool(VkDevice device
,
2048 VkCommandPool commandPool
,
2049 VkCommandPoolTrimFlags flags
)
2051 TU_FROM_HANDLE(tu_cmd_pool
, pool
, commandPool
);
2056 list_for_each_entry_safe(struct tu_cmd_buffer
, cmd_buffer
,
2057 &pool
->free_cmd_buffers
, pool_link
)
2059 tu_cmd_buffer_destroy(cmd_buffer
);
2064 tu_CmdBeginRenderPass(VkCommandBuffer commandBuffer
,
2065 const VkRenderPassBeginInfo
*pRenderPassBegin
,
2066 VkSubpassContents contents
)
2068 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
2069 TU_FROM_HANDLE(tu_render_pass
, pass
, pRenderPassBegin
->renderPass
);
2070 TU_FROM_HANDLE(tu_framebuffer
, framebuffer
, pRenderPassBegin
->framebuffer
);
2073 cmd_buffer
->state
.pass
= pass
;
2074 cmd_buffer
->state
.subpass
= pass
->subpasses
;
2075 cmd_buffer
->state
.framebuffer
= framebuffer
;
2077 result
= tu_cmd_state_setup_attachments(cmd_buffer
, pRenderPassBegin
);
2078 if (result
!= VK_SUCCESS
)
2081 tu_cmd_update_tiling_config(cmd_buffer
, &pRenderPassBegin
->renderArea
);
2082 tu_cmd_prepare_tile_load_ib(cmd_buffer
);
2083 tu_cmd_prepare_tile_store_ib(cmd_buffer
);
2087 tu_CmdBeginRenderPass2KHR(VkCommandBuffer commandBuffer
,
2088 const VkRenderPassBeginInfo
*pRenderPassBeginInfo
,
2089 const VkSubpassBeginInfoKHR
*pSubpassBeginInfo
)
2091 tu_CmdBeginRenderPass(commandBuffer
, pRenderPassBeginInfo
,
2092 pSubpassBeginInfo
->contents
);
2096 tu_CmdNextSubpass(VkCommandBuffer commandBuffer
, VkSubpassContents contents
)
2098 TU_FROM_HANDLE(tu_cmd_buffer
, cmd
, commandBuffer
);
2100 tu_cmd_render_tiles(cmd
);
2102 cmd
->state
.subpass
++;
2104 tu_cmd_update_tiling_config(cmd
, NULL
);
2105 tu_cmd_prepare_tile_load_ib(cmd
);
2106 tu_cmd_prepare_tile_store_ib(cmd
);
2110 tu_CmdNextSubpass2KHR(VkCommandBuffer commandBuffer
,
2111 const VkSubpassBeginInfoKHR
*pSubpassBeginInfo
,
2112 const VkSubpassEndInfoKHR
*pSubpassEndInfo
)
2114 tu_CmdNextSubpass(commandBuffer
, pSubpassBeginInfo
->contents
);
2120 * Number of vertices.
2125 * Index of the first vertex.
2127 int32_t vertex_offset
;
2130 * First instance id.
2132 uint32_t first_instance
;
2135 * Number of instances.
2137 uint32_t instance_count
;
2140 * First index (indexed draws only).
2142 uint32_t first_index
;
2145 * Whether it's an indexed draw.
2150 * Indirect draw parameters resource.
2152 struct tu_buffer
*indirect
;
2153 uint64_t indirect_offset
;
2157 * Draw count parameters resource.
2159 struct tu_buffer
*count_buffer
;
2160 uint64_t count_buffer_offset
;
2163 enum tu_draw_state_group_id
2165 TU_DRAW_STATE_PROGRAM
,
2166 TU_DRAW_STATE_PROGRAM_BINNING
,
2168 TU_DRAW_STATE_VI_BINNING
,
2172 TU_DRAW_STATE_BLEND
,
2173 TU_DRAW_STATE_VS_CONST
,
2174 TU_DRAW_STATE_FS_CONST
,
2175 TU_DRAW_STATE_VS_TEX
,
2176 TU_DRAW_STATE_FS_TEX
,
2178 TU_DRAW_STATE_COUNT
,
2181 struct tu_draw_state_group
2183 enum tu_draw_state_group_id id
;
2184 uint32_t enable_mask
;
2185 struct tu_cs_entry ib
;
2188 static struct tu_sampler
*
2189 sampler_ptr(struct tu_descriptor_state
*descriptors_state
,
2190 const struct tu_descriptor_map
*map
, unsigned i
)
2192 assert(descriptors_state
->valid
& (1 << map
->set
[i
]));
2194 struct tu_descriptor_set
*set
= descriptors_state
->sets
[map
->set
[i
]];
2195 assert(map
->binding
[i
] < set
->layout
->binding_count
);
2197 const struct tu_descriptor_set_binding_layout
*layout
=
2198 &set
->layout
->binding
[map
->binding
[i
]];
2200 switch (layout
->type
) {
2201 case VK_DESCRIPTOR_TYPE_SAMPLER
:
2202 return (struct tu_sampler
*) &set
->mapped_ptr
[layout
->offset
/ 4];
2203 case VK_DESCRIPTOR_TYPE_COMBINED_IMAGE_SAMPLER
:
2204 return (struct tu_sampler
*) &set
->mapped_ptr
[layout
->offset
/ 4 + A6XX_TEX_CONST_DWORDS
];
2206 unreachable("unimplemented descriptor type");
2212 texture_ptr(struct tu_descriptor_state
*descriptors_state
,
2213 const struct tu_descriptor_map
*map
, unsigned i
)
2215 assert(descriptors_state
->valid
& (1 << map
->set
[i
]));
2217 struct tu_descriptor_set
*set
= descriptors_state
->sets
[map
->set
[i
]];
2218 assert(map
->binding
[i
] < set
->layout
->binding_count
);
2220 const struct tu_descriptor_set_binding_layout
*layout
=
2221 &set
->layout
->binding
[map
->binding
[i
]];
2223 switch (layout
->type
) {
2224 case VK_DESCRIPTOR_TYPE_SAMPLED_IMAGE
:
2225 case VK_DESCRIPTOR_TYPE_COMBINED_IMAGE_SAMPLER
:
2226 return &set
->mapped_ptr
[layout
->offset
/ 4];
2227 case VK_DESCRIPTOR_TYPE_UNIFORM_TEXEL_BUFFER
:
2228 case VK_DESCRIPTOR_TYPE_STORAGE_TEXEL_BUFFER
:
2229 return &set
->mapped_ptr
[layout
->offset
/ 4];
2231 unreachable("unimplemented descriptor type");
2237 buffer_ptr(struct tu_descriptor_state
*descriptors_state
,
2238 const struct tu_descriptor_map
*map
,
2241 assert(descriptors_state
->valid
& (1 << map
->set
[i
]));
2243 struct tu_descriptor_set
*set
= descriptors_state
->sets
[map
->set
[i
]];
2244 assert(map
->binding
[i
] < set
->layout
->binding_count
);
2246 const struct tu_descriptor_set_binding_layout
*layout
=
2247 &set
->layout
->binding
[map
->binding
[i
]];
2249 switch (layout
->type
) {
2250 case VK_DESCRIPTOR_TYPE_UNIFORM_BUFFER_DYNAMIC
:
2251 case VK_DESCRIPTOR_TYPE_STORAGE_BUFFER_DYNAMIC
:
2252 return descriptors_state
->dynamic_buffers
[layout
->dynamic_offset_offset
];
2253 case VK_DESCRIPTOR_TYPE_UNIFORM_BUFFER
:
2254 case VK_DESCRIPTOR_TYPE_STORAGE_BUFFER
:
2255 return (uint64_t) set
->mapped_ptr
[layout
->offset
/ 4 + 1] << 32 |
2256 set
->mapped_ptr
[layout
->offset
/ 4];
2258 unreachable("unimplemented descriptor type");
2263 static inline uint32_t
2264 tu6_stage2opcode(gl_shader_stage type
)
2267 case MESA_SHADER_VERTEX
:
2268 case MESA_SHADER_TESS_CTRL
:
2269 case MESA_SHADER_TESS_EVAL
:
2270 case MESA_SHADER_GEOMETRY
:
2271 return CP_LOAD_STATE6_GEOM
;
2272 case MESA_SHADER_FRAGMENT
:
2273 case MESA_SHADER_COMPUTE
:
2274 case MESA_SHADER_KERNEL
:
2275 return CP_LOAD_STATE6_FRAG
;
2277 unreachable("bad shader type");
2281 static inline enum a6xx_state_block
2282 tu6_stage2shadersb(gl_shader_stage type
)
2285 case MESA_SHADER_VERTEX
:
2286 return SB6_VS_SHADER
;
2287 case MESA_SHADER_FRAGMENT
:
2288 return SB6_FS_SHADER
;
2289 case MESA_SHADER_COMPUTE
:
2290 case MESA_SHADER_KERNEL
:
2291 return SB6_CS_SHADER
;
2293 unreachable("bad shader type");
2299 tu6_emit_user_consts(struct tu_cs
*cs
, const struct tu_pipeline
*pipeline
,
2300 struct tu_descriptor_state
*descriptors_state
,
2301 gl_shader_stage type
,
2302 uint32_t *push_constants
)
2304 const struct tu_program_descriptor_linkage
*link
=
2305 &pipeline
->program
.link
[type
];
2306 const struct ir3_ubo_analysis_state
*state
= &link
->ubo_state
;
2308 for (uint32_t i
= 0; i
< ARRAY_SIZE(state
->range
); i
++) {
2309 if (state
->range
[i
].start
< state
->range
[i
].end
) {
2310 uint32_t size
= state
->range
[i
].end
- state
->range
[i
].start
;
2311 uint32_t offset
= state
->range
[i
].start
;
2313 /* and even if the start of the const buffer is before
2314 * first_immediate, the end may not be:
2316 size
= MIN2(size
, (16 * link
->constlen
) - state
->range
[i
].offset
);
2321 /* things should be aligned to vec4: */
2322 debug_assert((state
->range
[i
].offset
% 16) == 0);
2323 debug_assert((size
% 16) == 0);
2324 debug_assert((offset
% 16) == 0);
2327 /* push constants */
2328 tu_cs_emit_pkt7(cs
, tu6_stage2opcode(type
), 3 + (size
/ 4));
2329 tu_cs_emit(cs
, CP_LOAD_STATE6_0_DST_OFF(state
->range
[i
].offset
/ 16) |
2330 CP_LOAD_STATE6_0_STATE_TYPE(ST6_CONSTANTS
) |
2331 CP_LOAD_STATE6_0_STATE_SRC(SS6_DIRECT
) |
2332 CP_LOAD_STATE6_0_STATE_BLOCK(tu6_stage2shadersb(type
)) |
2333 CP_LOAD_STATE6_0_NUM_UNIT(size
/ 16));
2336 for (unsigned i
= 0; i
< size
/ 4; i
++)
2337 tu_cs_emit(cs
, push_constants
[i
+ offset
/ 4]);
2341 uint64_t va
= buffer_ptr(descriptors_state
, &link
->ubo_map
, i
- 1);
2343 tu_cs_emit_pkt7(cs
, tu6_stage2opcode(type
), 3);
2344 tu_cs_emit(cs
, CP_LOAD_STATE6_0_DST_OFF(state
->range
[i
].offset
/ 16) |
2345 CP_LOAD_STATE6_0_STATE_TYPE(ST6_CONSTANTS
) |
2346 CP_LOAD_STATE6_0_STATE_SRC(SS6_INDIRECT
) |
2347 CP_LOAD_STATE6_0_STATE_BLOCK(tu6_stage2shadersb(type
)) |
2348 CP_LOAD_STATE6_0_NUM_UNIT(size
/ 16));
2349 tu_cs_emit_qw(cs
, va
+ offset
);
2355 tu6_emit_ubos(struct tu_cs
*cs
, const struct tu_pipeline
*pipeline
,
2356 struct tu_descriptor_state
*descriptors_state
,
2357 gl_shader_stage type
)
2359 const struct tu_program_descriptor_linkage
*link
=
2360 &pipeline
->program
.link
[type
];
2362 uint32_t num
= MIN2(link
->ubo_map
.num
, link
->const_state
.num_ubos
);
2363 uint32_t anum
= align(num
, 2);
2369 tu_cs_emit_pkt7(cs
, tu6_stage2opcode(type
), 3 + (2 * anum
));
2370 tu_cs_emit(cs
, CP_LOAD_STATE6_0_DST_OFF(link
->const_state
.offsets
.ubo
) |
2371 CP_LOAD_STATE6_0_STATE_TYPE(ST6_CONSTANTS
) |
2372 CP_LOAD_STATE6_0_STATE_SRC(SS6_DIRECT
) |
2373 CP_LOAD_STATE6_0_STATE_BLOCK(tu6_stage2shadersb(type
)) |
2374 CP_LOAD_STATE6_0_NUM_UNIT(anum
/2));
2375 tu_cs_emit(cs
, CP_LOAD_STATE6_1_EXT_SRC_ADDR(0));
2376 tu_cs_emit(cs
, CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI(0));
2378 for (i
= 0; i
< num
; i
++)
2379 tu_cs_emit_qw(cs
, buffer_ptr(descriptors_state
, &link
->ubo_map
, i
));
2381 for (; i
< anum
; i
++) {
2382 tu_cs_emit(cs
, 0xffffffff);
2383 tu_cs_emit(cs
, 0xffffffff);
2387 static struct tu_cs_entry
2388 tu6_emit_consts(struct tu_cmd_buffer
*cmd
,
2389 const struct tu_pipeline
*pipeline
,
2390 struct tu_descriptor_state
*descriptors_state
,
2391 gl_shader_stage type
)
2394 tu_cs_begin_sub_stream(cmd
->device
, &cmd
->draw_state
, 512, &cs
); /* TODO: maximum size? */
2396 tu6_emit_user_consts(&cs
, pipeline
, descriptors_state
, type
, cmd
->push_constants
);
2397 tu6_emit_ubos(&cs
, pipeline
, descriptors_state
, type
);
2399 return tu_cs_end_sub_stream(&cmd
->draw_state
, &cs
);
2402 static struct tu_cs_entry
2403 tu6_emit_textures(struct tu_device
*device
, struct tu_cs
*draw_state
,
2404 const struct tu_pipeline
*pipeline
,
2405 struct tu_descriptor_state
*descriptors_state
,
2406 gl_shader_stage type
, bool *needs_border
)
2408 const struct tu_program_descriptor_linkage
*link
=
2409 &pipeline
->program
.link
[type
];
2411 uint32_t size
= link
->texture_map
.num
* A6XX_TEX_CONST_DWORDS
+
2412 link
->sampler_map
.num
* A6XX_TEX_SAMP_DWORDS
;
2414 return (struct tu_cs_entry
) {};
2416 unsigned tex_samp_reg
, tex_const_reg
, tex_count_reg
;
2417 enum a6xx_state_block sb
;
2420 case MESA_SHADER_VERTEX
:
2422 tex_samp_reg
= REG_A6XX_SP_VS_TEX_SAMP_LO
;
2423 tex_const_reg
= REG_A6XX_SP_VS_TEX_CONST_LO
;
2424 tex_count_reg
= REG_A6XX_SP_VS_TEX_COUNT
;
2426 case MESA_SHADER_FRAGMENT
:
2428 tex_samp_reg
= REG_A6XX_SP_FS_TEX_SAMP_LO
;
2429 tex_const_reg
= REG_A6XX_SP_FS_TEX_CONST_LO
;
2430 tex_count_reg
= REG_A6XX_SP_FS_TEX_COUNT
;
2432 case MESA_SHADER_COMPUTE
:
2434 tex_samp_reg
= REG_A6XX_SP_CS_TEX_SAMP_LO
;
2435 tex_const_reg
= REG_A6XX_SP_CS_TEX_CONST_LO
;
2436 tex_count_reg
= REG_A6XX_SP_CS_TEX_COUNT
;
2439 unreachable("bad state block");
2443 tu_cs_begin_sub_stream(device
, draw_state
, size
, &cs
);
2445 for (unsigned i
= 0; i
< link
->texture_map
.num
; i
++) {
2446 uint32_t *ptr
= texture_ptr(descriptors_state
, &link
->texture_map
, i
);
2448 for (unsigned j
= 0; j
< A6XX_TEX_CONST_DWORDS
; j
++)
2449 tu_cs_emit(&cs
, ptr
[j
]);
2452 for (unsigned i
= 0; i
< link
->sampler_map
.num
; i
++) {
2453 struct tu_sampler
*sampler
= sampler_ptr(descriptors_state
, &link
->sampler_map
, i
);
2455 for (unsigned j
= 0; j
< A6XX_TEX_SAMP_DWORDS
; j
++)
2456 tu_cs_emit(&cs
, sampler
->state
[j
]);
2458 *needs_border
|= sampler
->needs_border
;
2461 struct tu_cs_entry entry
= tu_cs_end_sub_stream(draw_state
, &cs
);
2463 uint64_t tex_addr
= entry
.bo
->iova
+ entry
.offset
;
2464 uint64_t samp_addr
= tex_addr
+ link
->texture_map
.num
* A6XX_TEX_CONST_DWORDS
*4;
2466 tu_cs_begin_sub_stream(device
, draw_state
, 64, &cs
);
2468 /* output sampler state: */
2469 tu_cs_emit_pkt7(&cs
, tu6_stage2opcode(type
), 3);
2470 tu_cs_emit(&cs
, CP_LOAD_STATE6_0_DST_OFF(0) |
2471 CP_LOAD_STATE6_0_STATE_TYPE(ST6_SHADER
) |
2472 CP_LOAD_STATE6_0_STATE_SRC(SS6_INDIRECT
) |
2473 CP_LOAD_STATE6_0_STATE_BLOCK(sb
) |
2474 CP_LOAD_STATE6_0_NUM_UNIT(link
->sampler_map
.num
));
2475 tu_cs_emit_qw(&cs
, samp_addr
); /* SRC_ADDR_LO/HI */
2477 tu_cs_emit_pkt4(&cs
, tex_samp_reg
, 2);
2478 tu_cs_emit_qw(&cs
, samp_addr
); /* SRC_ADDR_LO/HI */
2480 /* emit texture state: */
2481 tu_cs_emit_pkt7(&cs
, tu6_stage2opcode(type
), 3);
2482 tu_cs_emit(&cs
, CP_LOAD_STATE6_0_DST_OFF(0) |
2483 CP_LOAD_STATE6_0_STATE_TYPE(ST6_CONSTANTS
) |
2484 CP_LOAD_STATE6_0_STATE_SRC(SS6_INDIRECT
) |
2485 CP_LOAD_STATE6_0_STATE_BLOCK(sb
) |
2486 CP_LOAD_STATE6_0_NUM_UNIT(link
->texture_map
.num
));
2487 tu_cs_emit_qw(&cs
, tex_addr
); /* SRC_ADDR_LO/HI */
2489 tu_cs_emit_pkt4(&cs
, tex_const_reg
, 2);
2490 tu_cs_emit_qw(&cs
, tex_addr
); /* SRC_ADDR_LO/HI */
2492 tu_cs_emit_pkt4(&cs
, tex_count_reg
, 1);
2493 tu_cs_emit(&cs
, link
->texture_map
.num
);
2495 return tu_cs_end_sub_stream(draw_state
, &cs
);
2499 tu6_emit_border_color(struct tu_cmd_buffer
*cmd
,
2502 const struct tu_pipeline
*pipeline
= cmd
->state
.pipeline
;
2504 #define A6XX_BORDER_COLOR_DWORDS (128/4)
2505 uint32_t size
= A6XX_BORDER_COLOR_DWORDS
*
2506 (pipeline
->program
.link
[MESA_SHADER_VERTEX
].sampler_map
.num
+
2507 pipeline
->program
.link
[MESA_SHADER_FRAGMENT
].sampler_map
.num
) +
2508 A6XX_BORDER_COLOR_DWORDS
- 1; /* room for alignment */
2510 struct tu_cs border_cs
;
2511 tu_cs_begin_sub_stream(cmd
->device
, &cmd
->draw_state
, size
, &border_cs
);
2513 /* TODO: actually fill with border color */
2514 for (unsigned i
= 0; i
< size
; i
++)
2515 tu_cs_emit(&border_cs
, 0);
2517 struct tu_cs_entry entry
= tu_cs_end_sub_stream(&cmd
->draw_state
, &border_cs
);
2519 tu_cs_emit_pkt4(cs
, REG_A6XX_SP_TP_BORDER_COLOR_BASE_ADDR_LO
, 2);
2520 tu_cs_emit_qw(cs
, align(entry
.bo
->iova
+ entry
.offset
, 128));
2524 tu6_bind_draw_states(struct tu_cmd_buffer
*cmd
,
2526 const struct tu_draw_info
*draw
)
2528 const struct tu_pipeline
*pipeline
= cmd
->state
.pipeline
;
2529 const struct tu_dynamic_state
*dynamic
= &cmd
->state
.dynamic
;
2530 struct tu_draw_state_group draw_state_groups
[TU_DRAW_STATE_COUNT
];
2531 uint32_t draw_state_group_count
= 0;
2533 struct tu_descriptor_state
*descriptors_state
=
2534 &cmd
->descriptors
[VK_PIPELINE_BIND_POINT_GRAPHICS
];
2536 VkResult result
= tu_cs_reserve_space(cmd
->device
, cs
, 256);
2537 if (result
!= VK_SUCCESS
) {
2538 cmd
->record_result
= result
;
2544 uint32_t pc_primitive_cntl
= 0;
2545 if (pipeline
->ia
.primitive_restart
&& draw
->indexed
)
2546 pc_primitive_cntl
|= A6XX_PC_PRIMITIVE_CNTL_0_PRIMITIVE_RESTART
;
2548 tu_cs_emit_write_reg(cs
, REG_A6XX_PC_UNKNOWN_9806
, 0);
2549 tu_cs_emit_write_reg(cs
, REG_A6XX_PC_UNKNOWN_9990
, 0);
2550 tu_cs_emit_write_reg(cs
, REG_A6XX_VFD_UNKNOWN_A008
, 0);
2552 tu_cs_emit_pkt4(cs
, REG_A6XX_PC_PRIMITIVE_CNTL_0
, 1);
2553 tu_cs_emit(cs
, pc_primitive_cntl
);
2555 if (cmd
->state
.dirty
&
2556 (TU_CMD_DIRTY_PIPELINE
| TU_CMD_DIRTY_DYNAMIC_LINE_WIDTH
) &&
2557 (pipeline
->dynamic_state
.mask
& TU_DYNAMIC_LINE_WIDTH
)) {
2558 tu6_emit_gras_su_cntl(cs
, pipeline
->rast
.gras_su_cntl
,
2559 dynamic
->line_width
);
2562 if ((cmd
->state
.dirty
& TU_CMD_DIRTY_DYNAMIC_STENCIL_COMPARE_MASK
) &&
2563 (pipeline
->dynamic_state
.mask
& TU_DYNAMIC_STENCIL_COMPARE_MASK
)) {
2564 tu6_emit_stencil_compare_mask(cs
, dynamic
->stencil_compare_mask
.front
,
2565 dynamic
->stencil_compare_mask
.back
);
2568 if ((cmd
->state
.dirty
& TU_CMD_DIRTY_DYNAMIC_STENCIL_WRITE_MASK
) &&
2569 (pipeline
->dynamic_state
.mask
& TU_DYNAMIC_STENCIL_WRITE_MASK
)) {
2570 tu6_emit_stencil_write_mask(cs
, dynamic
->stencil_write_mask
.front
,
2571 dynamic
->stencil_write_mask
.back
);
2574 if ((cmd
->state
.dirty
& TU_CMD_DIRTY_DYNAMIC_STENCIL_REFERENCE
) &&
2575 (pipeline
->dynamic_state
.mask
& TU_DYNAMIC_STENCIL_REFERENCE
)) {
2576 tu6_emit_stencil_reference(cs
, dynamic
->stencil_reference
.front
,
2577 dynamic
->stencil_reference
.back
);
2580 if (cmd
->state
.dirty
&
2581 (TU_CMD_DIRTY_PIPELINE
| TU_CMD_DIRTY_VERTEX_BUFFERS
)) {
2582 for (uint32_t i
= 0; i
< pipeline
->vi
.count
; i
++) {
2583 const uint32_t binding
= pipeline
->vi
.bindings
[i
];
2584 const uint32_t stride
= pipeline
->vi
.strides
[i
];
2585 const struct tu_buffer
*buf
= cmd
->state
.vb
.buffers
[binding
];
2586 const VkDeviceSize offset
= buf
->bo_offset
+
2587 cmd
->state
.vb
.offsets
[binding
] +
2588 pipeline
->vi
.offsets
[i
];
2589 const VkDeviceSize size
=
2590 offset
< buf
->bo
->size
? buf
->bo
->size
- offset
: 0;
2592 tu_cs_emit_pkt4(cs
, REG_A6XX_VFD_FETCH(i
), 4);
2593 tu_cs_emit_qw(cs
, buf
->bo
->iova
+ offset
);
2594 tu_cs_emit(cs
, size
);
2595 tu_cs_emit(cs
, stride
);
2599 if (cmd
->state
.dirty
& TU_CMD_DIRTY_PIPELINE
) {
2600 draw_state_groups
[draw_state_group_count
++] =
2601 (struct tu_draw_state_group
) {
2602 .id
= TU_DRAW_STATE_PROGRAM
,
2604 .ib
= pipeline
->program
.state_ib
,
2606 draw_state_groups
[draw_state_group_count
++] =
2607 (struct tu_draw_state_group
) {
2608 .id
= TU_DRAW_STATE_PROGRAM_BINNING
,
2610 .ib
= pipeline
->program
.binning_state_ib
,
2612 draw_state_groups
[draw_state_group_count
++] =
2613 (struct tu_draw_state_group
) {
2614 .id
= TU_DRAW_STATE_VI
,
2616 .ib
= pipeline
->vi
.state_ib
,
2618 draw_state_groups
[draw_state_group_count
++] =
2619 (struct tu_draw_state_group
) {
2620 .id
= TU_DRAW_STATE_VI_BINNING
,
2622 .ib
= pipeline
->vi
.binning_state_ib
,
2624 draw_state_groups
[draw_state_group_count
++] =
2625 (struct tu_draw_state_group
) {
2626 .id
= TU_DRAW_STATE_VP
,
2628 .ib
= pipeline
->vp
.state_ib
,
2630 draw_state_groups
[draw_state_group_count
++] =
2631 (struct tu_draw_state_group
) {
2632 .id
= TU_DRAW_STATE_RAST
,
2634 .ib
= pipeline
->rast
.state_ib
,
2636 draw_state_groups
[draw_state_group_count
++] =
2637 (struct tu_draw_state_group
) {
2638 .id
= TU_DRAW_STATE_DS
,
2640 .ib
= pipeline
->ds
.state_ib
,
2642 draw_state_groups
[draw_state_group_count
++] =
2643 (struct tu_draw_state_group
) {
2644 .id
= TU_DRAW_STATE_BLEND
,
2646 .ib
= pipeline
->blend
.state_ib
,
2650 if (cmd
->state
.dirty
&
2651 (TU_CMD_DIRTY_PIPELINE
| TU_CMD_DIRTY_DESCRIPTOR_SETS
)) {
2652 bool needs_border
= false;
2654 draw_state_groups
[draw_state_group_count
++] =
2655 (struct tu_draw_state_group
) {
2656 .id
= TU_DRAW_STATE_VS_CONST
,
2658 .ib
= tu6_emit_consts(cmd
, pipeline
, descriptors_state
, MESA_SHADER_VERTEX
)
2660 draw_state_groups
[draw_state_group_count
++] =
2661 (struct tu_draw_state_group
) {
2662 .id
= TU_DRAW_STATE_FS_CONST
,
2664 .ib
= tu6_emit_consts(cmd
, pipeline
, descriptors_state
, MESA_SHADER_FRAGMENT
)
2666 draw_state_groups
[draw_state_group_count
++] =
2667 (struct tu_draw_state_group
) {
2668 .id
= TU_DRAW_STATE_VS_TEX
,
2670 .ib
= tu6_emit_textures(cmd
->device
, &cmd
->draw_state
, pipeline
,
2671 descriptors_state
, MESA_SHADER_VERTEX
,
2674 draw_state_groups
[draw_state_group_count
++] =
2675 (struct tu_draw_state_group
) {
2676 .id
= TU_DRAW_STATE_FS_TEX
,
2678 .ib
= tu6_emit_textures(cmd
->device
, &cmd
->draw_state
, pipeline
,
2679 descriptors_state
, MESA_SHADER_FRAGMENT
,
2684 tu6_emit_border_color(cmd
, cs
);
2687 tu_cs_emit_pkt7(cs
, CP_SET_DRAW_STATE
, 3 * draw_state_group_count
);
2688 for (uint32_t i
= 0; i
< draw_state_group_count
; i
++) {
2689 const struct tu_draw_state_group
*group
= &draw_state_groups
[i
];
2691 uint32_t cp_set_draw_state
=
2692 CP_SET_DRAW_STATE__0_COUNT(group
->ib
.size
/ 4) |
2693 CP_SET_DRAW_STATE__0_ENABLE_MASK(group
->enable_mask
) |
2694 CP_SET_DRAW_STATE__0_GROUP_ID(group
->id
);
2696 if (group
->ib
.size
) {
2697 iova
= group
->ib
.bo
->iova
+ group
->ib
.offset
;
2699 cp_set_draw_state
|= CP_SET_DRAW_STATE__0_DISABLE
;
2703 tu_cs_emit(cs
, cp_set_draw_state
);
2704 tu_cs_emit_qw(cs
, iova
);
2707 tu_cs_sanity_check(cs
);
2710 if (cmd
->state
.dirty
& TU_CMD_DIRTY_PIPELINE
) {
2711 tu_bo_list_add(&cmd
->bo_list
, &pipeline
->program
.binary_bo
,
2712 MSM_SUBMIT_BO_READ
| MSM_SUBMIT_BO_DUMP
);
2713 for (uint32_t i
= 0; i
< pipeline
->cs
.bo_count
; i
++) {
2714 tu_bo_list_add(&cmd
->bo_list
, pipeline
->cs
.bos
[i
],
2715 MSM_SUBMIT_BO_READ
| MSM_SUBMIT_BO_DUMP
);
2718 if (cmd
->state
.dirty
& TU_CMD_DIRTY_VERTEX_BUFFERS
) {
2719 for (uint32_t i
= 0; i
< MAX_VBS
; i
++) {
2720 const struct tu_buffer
*buf
= cmd
->state
.vb
.buffers
[i
];
2722 tu_bo_list_add(&cmd
->bo_list
, buf
->bo
, MSM_SUBMIT_BO_READ
);
2725 if (cmd
->state
.dirty
& TU_CMD_DIRTY_DESCRIPTOR_SETS
) {
2727 for_each_bit(i
, descriptors_state
->valid
) {
2728 struct tu_descriptor_set
*set
= descriptors_state
->sets
[i
];
2729 for (unsigned j
= 0; j
< set
->layout
->buffer_count
; ++j
)
2730 if (set
->descriptors
[j
]) {
2731 tu_bo_list_add(&cmd
->bo_list
, set
->descriptors
[j
],
2732 MSM_SUBMIT_BO_READ
| MSM_SUBMIT_BO_WRITE
);
2736 cmd
->state
.dirty
= 0;
2740 tu6_emit_draw_direct(struct tu_cmd_buffer
*cmd
,
2742 const struct tu_draw_info
*draw
)
2745 const enum pc_di_primtype primtype
= cmd
->state
.pipeline
->ia
.primtype
;
2747 tu_cs_emit_pkt4(cs
, REG_A6XX_VFD_INDEX_OFFSET
, 2);
2748 tu_cs_emit(cs
, draw
->vertex_offset
);
2749 tu_cs_emit(cs
, draw
->first_instance
);
2751 /* TODO hw binning */
2752 if (draw
->indexed
) {
2753 const enum a4xx_index_size index_size
=
2754 tu6_index_size(cmd
->state
.index_type
);
2755 const uint32_t index_bytes
=
2756 (cmd
->state
.index_type
== VK_INDEX_TYPE_UINT32
) ? 4 : 2;
2757 const struct tu_buffer
*buf
= cmd
->state
.index_buffer
;
2758 const VkDeviceSize offset
= buf
->bo_offset
+ cmd
->state
.index_offset
+
2759 index_bytes
* draw
->first_index
;
2760 const uint32_t size
= index_bytes
* draw
->count
;
2762 const uint32_t cp_draw_indx
=
2763 CP_DRAW_INDX_OFFSET_0_PRIM_TYPE(primtype
) |
2764 CP_DRAW_INDX_OFFSET_0_SOURCE_SELECT(DI_SRC_SEL_DMA
) |
2765 CP_DRAW_INDX_OFFSET_0_INDEX_SIZE(index_size
) |
2766 CP_DRAW_INDX_OFFSET_0_VIS_CULL(IGNORE_VISIBILITY
) | 0x2000;
2768 tu_cs_emit_pkt7(cs
, CP_DRAW_INDX_OFFSET
, 7);
2769 tu_cs_emit(cs
, cp_draw_indx
);
2770 tu_cs_emit(cs
, draw
->instance_count
);
2771 tu_cs_emit(cs
, draw
->count
);
2772 tu_cs_emit(cs
, 0x0); /* XXX */
2773 tu_cs_emit_qw(cs
, buf
->bo
->iova
+ offset
);
2774 tu_cs_emit(cs
, size
);
2776 const uint32_t cp_draw_indx
=
2777 CP_DRAW_INDX_OFFSET_0_PRIM_TYPE(primtype
) |
2778 CP_DRAW_INDX_OFFSET_0_SOURCE_SELECT(DI_SRC_SEL_AUTO_INDEX
) |
2779 CP_DRAW_INDX_OFFSET_0_VIS_CULL(IGNORE_VISIBILITY
) | 0x2000;
2781 tu_cs_emit_pkt7(cs
, CP_DRAW_INDX_OFFSET
, 3);
2782 tu_cs_emit(cs
, cp_draw_indx
);
2783 tu_cs_emit(cs
, draw
->instance_count
);
2784 tu_cs_emit(cs
, draw
->count
);
2789 tu_draw(struct tu_cmd_buffer
*cmd
, const struct tu_draw_info
*draw
)
2791 struct tu_cs
*cs
= &cmd
->draw_cs
;
2793 tu6_bind_draw_states(cmd
, cs
, draw
);
2795 VkResult result
= tu_cs_reserve_space(cmd
->device
, cs
, 32);
2796 if (result
!= VK_SUCCESS
) {
2797 cmd
->record_result
= result
;
2801 if (draw
->indirect
) {
2802 tu_finishme("indirect draw");
2806 /* TODO tu6_emit_marker should pick different regs depending on cs */
2807 tu6_emit_marker(cmd
, cs
);
2808 tu6_emit_draw_direct(cmd
, cs
, draw
);
2809 tu6_emit_marker(cmd
, cs
);
2811 cmd
->wait_for_idle
= true;
2813 tu_cs_sanity_check(cs
);
2817 tu_CmdDraw(VkCommandBuffer commandBuffer
,
2818 uint32_t vertexCount
,
2819 uint32_t instanceCount
,
2820 uint32_t firstVertex
,
2821 uint32_t firstInstance
)
2823 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
2824 struct tu_draw_info info
= {};
2826 info
.count
= vertexCount
;
2827 info
.instance_count
= instanceCount
;
2828 info
.first_instance
= firstInstance
;
2829 info
.vertex_offset
= firstVertex
;
2831 tu_draw(cmd_buffer
, &info
);
2835 tu_CmdDrawIndexed(VkCommandBuffer commandBuffer
,
2836 uint32_t indexCount
,
2837 uint32_t instanceCount
,
2838 uint32_t firstIndex
,
2839 int32_t vertexOffset
,
2840 uint32_t firstInstance
)
2842 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
2843 struct tu_draw_info info
= {};
2845 info
.indexed
= true;
2846 info
.count
= indexCount
;
2847 info
.instance_count
= instanceCount
;
2848 info
.first_index
= firstIndex
;
2849 info
.vertex_offset
= vertexOffset
;
2850 info
.first_instance
= firstInstance
;
2852 tu_draw(cmd_buffer
, &info
);
2856 tu_CmdDrawIndirect(VkCommandBuffer commandBuffer
,
2858 VkDeviceSize offset
,
2862 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
2863 TU_FROM_HANDLE(tu_buffer
, buffer
, _buffer
);
2864 struct tu_draw_info info
= {};
2866 info
.count
= drawCount
;
2867 info
.indirect
= buffer
;
2868 info
.indirect_offset
= offset
;
2869 info
.stride
= stride
;
2871 tu_draw(cmd_buffer
, &info
);
2875 tu_CmdDrawIndexedIndirect(VkCommandBuffer commandBuffer
,
2877 VkDeviceSize offset
,
2881 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
2882 TU_FROM_HANDLE(tu_buffer
, buffer
, _buffer
);
2883 struct tu_draw_info info
= {};
2885 info
.indexed
= true;
2886 info
.count
= drawCount
;
2887 info
.indirect
= buffer
;
2888 info
.indirect_offset
= offset
;
2889 info
.stride
= stride
;
2891 tu_draw(cmd_buffer
, &info
);
2894 struct tu_dispatch_info
2897 * Determine the layout of the grid (in block units) to be used.
2902 * A starting offset for the grid. If unaligned is set, the offset
2903 * must still be aligned.
2905 uint32_t offsets
[3];
2907 * Whether it's an unaligned compute dispatch.
2912 * Indirect compute parameters resource.
2914 struct tu_buffer
*indirect
;
2915 uint64_t indirect_offset
;
2919 tu_dispatch(struct tu_cmd_buffer
*cmd_buffer
,
2920 const struct tu_dispatch_info
*info
)
2925 tu_CmdDispatchBase(VkCommandBuffer commandBuffer
,
2933 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
2934 struct tu_dispatch_info info
= {};
2940 info
.offsets
[0] = base_x
;
2941 info
.offsets
[1] = base_y
;
2942 info
.offsets
[2] = base_z
;
2943 tu_dispatch(cmd_buffer
, &info
);
2947 tu_CmdDispatch(VkCommandBuffer commandBuffer
,
2952 tu_CmdDispatchBase(commandBuffer
, 0, 0, 0, x
, y
, z
);
2956 tu_CmdDispatchIndirect(VkCommandBuffer commandBuffer
,
2958 VkDeviceSize offset
)
2960 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
2961 TU_FROM_HANDLE(tu_buffer
, buffer
, _buffer
);
2962 struct tu_dispatch_info info
= {};
2964 info
.indirect
= buffer
;
2965 info
.indirect_offset
= offset
;
2967 tu_dispatch(cmd_buffer
, &info
);
2971 tu_CmdEndRenderPass(VkCommandBuffer commandBuffer
)
2973 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
2975 tu_cs_end(&cmd_buffer
->draw_cs
);
2977 tu_cmd_render_tiles(cmd_buffer
);
2979 /* discard draw_cs entries now that the tiles are rendered */
2980 tu_cs_discard_entries(&cmd_buffer
->draw_cs
);
2981 tu_cs_begin(&cmd_buffer
->draw_cs
);
2983 vk_free(&cmd_buffer
->pool
->alloc
, cmd_buffer
->state
.attachments
);
2984 cmd_buffer
->state
.attachments
= NULL
;
2986 cmd_buffer
->state
.pass
= NULL
;
2987 cmd_buffer
->state
.subpass
= NULL
;
2988 cmd_buffer
->state
.framebuffer
= NULL
;
2992 tu_CmdEndRenderPass2KHR(VkCommandBuffer commandBuffer
,
2993 const VkSubpassEndInfoKHR
*pSubpassEndInfo
)
2995 tu_CmdEndRenderPass(commandBuffer
);
2998 struct tu_barrier_info
3000 uint32_t eventCount
;
3001 const VkEvent
*pEvents
;
3002 VkPipelineStageFlags srcStageMask
;
3006 tu_barrier(struct tu_cmd_buffer
*cmd_buffer
,
3007 uint32_t memoryBarrierCount
,
3008 const VkMemoryBarrier
*pMemoryBarriers
,
3009 uint32_t bufferMemoryBarrierCount
,
3010 const VkBufferMemoryBarrier
*pBufferMemoryBarriers
,
3011 uint32_t imageMemoryBarrierCount
,
3012 const VkImageMemoryBarrier
*pImageMemoryBarriers
,
3013 const struct tu_barrier_info
*info
)
3018 tu_CmdPipelineBarrier(VkCommandBuffer commandBuffer
,
3019 VkPipelineStageFlags srcStageMask
,
3020 VkPipelineStageFlags destStageMask
,
3022 uint32_t memoryBarrierCount
,
3023 const VkMemoryBarrier
*pMemoryBarriers
,
3024 uint32_t bufferMemoryBarrierCount
,
3025 const VkBufferMemoryBarrier
*pBufferMemoryBarriers
,
3026 uint32_t imageMemoryBarrierCount
,
3027 const VkImageMemoryBarrier
*pImageMemoryBarriers
)
3029 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
3030 struct tu_barrier_info info
;
3032 info
.eventCount
= 0;
3033 info
.pEvents
= NULL
;
3034 info
.srcStageMask
= srcStageMask
;
3036 tu_barrier(cmd_buffer
, memoryBarrierCount
, pMemoryBarriers
,
3037 bufferMemoryBarrierCount
, pBufferMemoryBarriers
,
3038 imageMemoryBarrierCount
, pImageMemoryBarriers
, &info
);
3042 write_event(struct tu_cmd_buffer
*cmd_buffer
,
3043 struct tu_event
*event
,
3044 VkPipelineStageFlags stageMask
,
3050 tu_CmdSetEvent(VkCommandBuffer commandBuffer
,
3052 VkPipelineStageFlags stageMask
)
3054 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
3055 TU_FROM_HANDLE(tu_event
, event
, _event
);
3057 write_event(cmd_buffer
, event
, stageMask
, 1);
3061 tu_CmdResetEvent(VkCommandBuffer commandBuffer
,
3063 VkPipelineStageFlags stageMask
)
3065 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
3066 TU_FROM_HANDLE(tu_event
, event
, _event
);
3068 write_event(cmd_buffer
, event
, stageMask
, 0);
3072 tu_CmdWaitEvents(VkCommandBuffer commandBuffer
,
3073 uint32_t eventCount
,
3074 const VkEvent
*pEvents
,
3075 VkPipelineStageFlags srcStageMask
,
3076 VkPipelineStageFlags dstStageMask
,
3077 uint32_t memoryBarrierCount
,
3078 const VkMemoryBarrier
*pMemoryBarriers
,
3079 uint32_t bufferMemoryBarrierCount
,
3080 const VkBufferMemoryBarrier
*pBufferMemoryBarriers
,
3081 uint32_t imageMemoryBarrierCount
,
3082 const VkImageMemoryBarrier
*pImageMemoryBarriers
)
3084 TU_FROM_HANDLE(tu_cmd_buffer
, cmd_buffer
, commandBuffer
);
3085 struct tu_barrier_info info
;
3087 info
.eventCount
= eventCount
;
3088 info
.pEvents
= pEvents
;
3089 info
.srcStageMask
= 0;
3091 tu_barrier(cmd_buffer
, memoryBarrierCount
, pMemoryBarriers
,
3092 bufferMemoryBarrierCount
, pBufferMemoryBarriers
,
3093 imageMemoryBarrierCount
, pImageMemoryBarriers
, &info
);
3097 tu_CmdSetDeviceMask(VkCommandBuffer commandBuffer
, uint32_t deviceMask
)