projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
turnip: Sanity check that we're adding valid BOs to the list.
[mesa.git] / src / freedreno / vulkan / tu_cmd_buffer.c
1 /*
2 * Copyright © 2016 Red Hat.
3 * Copyright © 2016 Bas Nieuwenhuizen
4 *
5 * based in part on anv driver which is:
6 * Copyright © 2015 Intel Corporation
7 *
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the "Software"),
10 * to deal in the Software without restriction, including without limitation
11 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
12 * and/or sell copies of the Software, and to permit persons to whom the
13 * Software is furnished to do so, subject to the following conditions:
14 *
15 * The above copyright notice and this permission notice (including the next
16 * paragraph) shall be included in all copies or substantial portions of the
17 * Software.
18 *
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
23 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
24 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
25 * DEALINGS IN THE SOFTWARE.
26 */
27
28 #include "tu_private.h"
29
30 #include "registers/adreno_pm4.xml.h"
31 #include "registers/adreno_common.xml.h"
32 #include "registers/a6xx.xml.h"
33
34 #include "vk_format.h"
35
36 #include "tu_cs.h"
37 #include "tu_blit.h"
38
39 void
40 tu_bo_list_init(struct tu_bo_list *list)
41 {
42 list->count = list->capacity = 0;
43 list->bo_infos = NULL;
44 }
45
46 void
47 tu_bo_list_destroy(struct tu_bo_list *list)
48 {
49 free(list->bo_infos);
50 }
51
52 void
53 tu_bo_list_reset(struct tu_bo_list *list)
54 {
55 list->count = 0;
56 }
57
58 /**
59 * \a flags consists of MSM_SUBMIT_BO_FLAGS.
60 */
61 static uint32_t
62 tu_bo_list_add_info(struct tu_bo_list *list,
63 const struct drm_msm_gem_submit_bo *bo_info)
64 {
65 assert(bo_info->handle != 0);
66
67 for (uint32_t i = 0; i < list->count; ++i) {
68 if (list->bo_infos[i].handle == bo_info->handle) {
69 assert(list->bo_infos[i].presumed == bo_info->presumed);
70 list->bo_infos[i].flags |= bo_info->flags;
71 return i;
72 }
73 }
74
75 /* grow list->bo_infos if needed */
76 if (list->count == list->capacity) {
77 uint32_t new_capacity = MAX2(2 * list->count, 16);
78 struct drm_msm_gem_submit_bo *new_bo_infos = realloc(
79 list->bo_infos, new_capacity * sizeof(struct drm_msm_gem_submit_bo));
80 if (!new_bo_infos)
81 return TU_BO_LIST_FAILED;
82 list->bo_infos = new_bo_infos;
83 list->capacity = new_capacity;
84 }
85
86 list->bo_infos[list->count] = *bo_info;
87 return list->count++;
88 }
89
90 uint32_t
91 tu_bo_list_add(struct tu_bo_list *list,
92 const struct tu_bo *bo,
93 uint32_t flags)
94 {
95 return tu_bo_list_add_info(list, &(struct drm_msm_gem_submit_bo) {
96 .flags = flags,
97 .handle = bo->gem_handle,
98 .presumed = bo->iova,
99 });
100 }
101
102 VkResult
103 tu_bo_list_merge(struct tu_bo_list *list, const struct tu_bo_list *other)
104 {
105 for (uint32_t i = 0; i < other->count; i++) {
106 if (tu_bo_list_add_info(list, other->bo_infos + i) == TU_BO_LIST_FAILED)
107 return VK_ERROR_OUT_OF_HOST_MEMORY;
108 }
109
110 return VK_SUCCESS;
111 }
112
113 static VkResult
114 tu_tiling_config_update_gmem_layout(struct tu_tiling_config *tiling,
115 const struct tu_device *dev)
116 {
117 const uint32_t gmem_size = dev->physical_device->gmem_size;
118 uint32_t offset = 0;
119
120 for (uint32_t i = 0; i < tiling->buffer_count; i++) {
121 /* 16KB-aligned */
122 offset = align(offset, 0x4000);
123
124 tiling->gmem_offsets[i] = offset;
125 offset += tiling->tile0.extent.width * tiling->tile0.extent.height *
126 tiling->buffer_cpp[i];
127 }
128
129 return offset <= gmem_size ? VK_SUCCESS : VK_ERROR_OUT_OF_DEVICE_MEMORY;
130 }
131
132 static void
133 tu_tiling_config_update_tile_layout(struct tu_tiling_config *tiling,
134 const struct tu_device *dev)
135 {
136 const uint32_t tile_align_w = dev->physical_device->tile_align_w;
137 const uint32_t tile_align_h = dev->physical_device->tile_align_h;
138 const uint32_t max_tile_width = 1024; /* A6xx */
139
140 tiling->tile0.offset = (VkOffset2D) {
141 .x = tiling->render_area.offset.x & ~(tile_align_w - 1),
142 .y = tiling->render_area.offset.y & ~(tile_align_h - 1),
143 };
144
145 const uint32_t ra_width =
146 tiling->render_area.extent.width +
147 (tiling->render_area.offset.x - tiling->tile0.offset.x);
148 const uint32_t ra_height =
149 tiling->render_area.extent.height +
150 (tiling->render_area.offset.y - tiling->tile0.offset.y);
151
152 /* start from 1 tile */
153 tiling->tile_count = (VkExtent2D) {
154 .width = 1,
155 .height = 1,
156 };
157 tiling->tile0.extent = (VkExtent2D) {
158 .width = align(ra_width, tile_align_w),
159 .height = align(ra_height, tile_align_h),
160 };
161
162 /* do not exceed max tile width */
163 while (tiling->tile0.extent.width > max_tile_width) {
164 tiling->tile_count.width++;
165 tiling->tile0.extent.width =
166 align(ra_width / tiling->tile_count.width, tile_align_w);
167 }
168
169 /* do not exceed gmem size */
170 while (tu_tiling_config_update_gmem_layout(tiling, dev) != VK_SUCCESS) {
171 if (tiling->tile0.extent.width > tiling->tile0.extent.height) {
172 tiling->tile_count.width++;
173 tiling->tile0.extent.width =
174 align(ra_width / tiling->tile_count.width, tile_align_w);
175 } else {
176 tiling->tile_count.height++;
177 tiling->tile0.extent.height =
178 align(ra_height / tiling->tile_count.height, tile_align_h);
179 }
180 }
181 }
182
183 static void
184 tu_tiling_config_update_pipe_layout(struct tu_tiling_config *tiling,
185 const struct tu_device *dev)
186 {
187 const uint32_t max_pipe_count = 32; /* A6xx */
188
189 /* start from 1 tile per pipe */
190 tiling->pipe0 = (VkExtent2D) {
191 .width = 1,
192 .height = 1,
193 };
194 tiling->pipe_count = tiling->tile_count;
195
196 /* do not exceed max pipe count vertically */
197 while (tiling->pipe_count.height > max_pipe_count) {
198 tiling->pipe0.height += 2;
199 tiling->pipe_count.height =
200 (tiling->tile_count.height + tiling->pipe0.height - 1) /
201 tiling->pipe0.height;
202 }
203
204 /* do not exceed max pipe count */
205 while (tiling->pipe_count.width * tiling->pipe_count.height >
206 max_pipe_count) {
207 tiling->pipe0.width += 1;
208 tiling->pipe_count.width =
209 (tiling->tile_count.width + tiling->pipe0.width - 1) /
210 tiling->pipe0.width;
211 }
212 }
213
214 static void
215 tu_tiling_config_update_pipes(struct tu_tiling_config *tiling,
216 const struct tu_device *dev)
217 {
218 const uint32_t max_pipe_count = 32; /* A6xx */
219 const uint32_t used_pipe_count =
220 tiling->pipe_count.width * tiling->pipe_count.height;
221 const VkExtent2D last_pipe = {
222 .width = tiling->tile_count.width % tiling->pipe0.width,
223 .height = tiling->tile_count.height % tiling->pipe0.height,
224 };
225
226 assert(used_pipe_count <= max_pipe_count);
227 assert(max_pipe_count <= ARRAY_SIZE(tiling->pipe_config));
228
229 for (uint32_t y = 0; y < tiling->pipe_count.height; y++) {
230 for (uint32_t x = 0; x < tiling->pipe_count.width; x++) {
231 const uint32_t pipe_x = tiling->pipe0.width * x;
232 const uint32_t pipe_y = tiling->pipe0.height * y;
233 const uint32_t pipe_w = (x == tiling->pipe_count.width - 1)
234 ? last_pipe.width
235 : tiling->pipe0.width;
236 const uint32_t pipe_h = (y == tiling->pipe_count.height - 1)
237 ? last_pipe.height
238 : tiling->pipe0.height;
239 const uint32_t n = tiling->pipe_count.width * y + x;
240
241 tiling->pipe_config[n] = A6XX_VSC_PIPE_CONFIG_REG_X(pipe_x) |
242 A6XX_VSC_PIPE_CONFIG_REG_Y(pipe_y) |
243 A6XX_VSC_PIPE_CONFIG_REG_W(pipe_w) |
244 A6XX_VSC_PIPE_CONFIG_REG_H(pipe_h);
245 tiling->pipe_sizes[n] = CP_SET_BIN_DATA5_0_VSC_SIZE(pipe_w * pipe_h);
246 }
247 }
248
249 memset(tiling->pipe_config + used_pipe_count, 0,
250 sizeof(uint32_t) * (max_pipe_count - used_pipe_count));
251 }
252
253 static void
254 tu_tiling_config_update(struct tu_tiling_config *tiling,
255 const struct tu_device *dev,
256 const uint32_t *buffer_cpp,
257 uint32_t buffer_count,
258 const VkRect2D *render_area)
259 {
260 /* see if there is any real change */
261 const bool ra_changed =
262 render_area &&
263 memcmp(&tiling->render_area, render_area, sizeof(*render_area));
264 const bool buf_changed = tiling->buffer_count != buffer_count ||
265 memcmp(tiling->buffer_cpp, buffer_cpp,
266 sizeof(*buffer_cpp) * buffer_count);
267 if (!ra_changed && !buf_changed)
268 return;
269
270 if (ra_changed)
271 tiling->render_area = *render_area;
272
273 if (buf_changed) {
274 memcpy(tiling->buffer_cpp, buffer_cpp,
275 sizeof(*buffer_cpp) * buffer_count);
276 tiling->buffer_count = buffer_count;
277 }
278
279 tu_tiling_config_update_tile_layout(tiling, dev);
280 tu_tiling_config_update_pipe_layout(tiling, dev);
281 tu_tiling_config_update_pipes(tiling, dev);
282 }
283
284 static void
285 tu_tiling_config_get_tile(const struct tu_tiling_config *tiling,
286 const struct tu_device *dev,
287 uint32_t tx,
288 uint32_t ty,
289 struct tu_tile *tile)
290 {
291 /* find the pipe and the slot for tile (tx, ty) */
292 const uint32_t px = tx / tiling->pipe0.width;
293 const uint32_t py = ty / tiling->pipe0.height;
294 const uint32_t sx = tx - tiling->pipe0.width * px;
295 const uint32_t sy = ty - tiling->pipe0.height * py;
296
297 assert(tx < tiling->tile_count.width && ty < tiling->tile_count.height);
298 assert(px < tiling->pipe_count.width && py < tiling->pipe_count.height);
299 assert(sx < tiling->pipe0.width && sy < tiling->pipe0.height);
300
301 /* convert to 1D indices */
302 tile->pipe = tiling->pipe_count.width * py + px;
303 tile->slot = tiling->pipe0.width * sy + sx;
304
305 /* get the blit area for the tile */
306 tile->begin = (VkOffset2D) {
307 .x = tiling->tile0.offset.x + tiling->tile0.extent.width * tx,
308 .y = tiling->tile0.offset.y + tiling->tile0.extent.height * ty,
309 };
310 tile->end.x =
311 (tx == tiling->tile_count.width - 1)
312 ? tiling->render_area.offset.x + tiling->render_area.extent.width
313 : tile->begin.x + tiling->tile0.extent.width;
314 tile->end.y =
315 (ty == tiling->tile_count.height - 1)
316 ? tiling->render_area.offset.y + tiling->render_area.extent.height
317 : tile->begin.y + tiling->tile0.extent.height;
318 }
319
320 enum a3xx_msaa_samples
321 tu_msaa_samples(uint32_t samples)
322 {
323 switch (samples) {
324 case 1:
325 return MSAA_ONE;
326 case 2:
327 return MSAA_TWO;
328 case 4:
329 return MSAA_FOUR;
330 case 8:
331 return MSAA_EIGHT;
332 default:
333 assert(!"invalid sample count");
334 return MSAA_ONE;
335 }
336 }
337
338 static enum a4xx_index_size
339 tu6_index_size(VkIndexType type)
340 {
341 switch (type) {
342 case VK_INDEX_TYPE_UINT16:
343 return INDEX4_SIZE_16_BIT;
344 case VK_INDEX_TYPE_UINT32:
345 return INDEX4_SIZE_32_BIT;
346 default:
347 unreachable("invalid VkIndexType");
348 return INDEX4_SIZE_8_BIT;
349 }
350 }
351
352 static void
353 tu6_emit_marker(struct tu_cmd_buffer *cmd, struct tu_cs *cs)
354 {
355 tu_cs_emit_write_reg(cs, cmd->marker_reg, ++cmd->marker_seqno);
356 }
357
358 void
359 tu6_emit_event_write(struct tu_cmd_buffer *cmd,
360 struct tu_cs *cs,
361 enum vgt_event_type event,
362 bool need_seqno)
363 {
364 tu_cs_emit_pkt7(cs, CP_EVENT_WRITE, need_seqno ? 4 : 1);
365 tu_cs_emit(cs, CP_EVENT_WRITE_0_EVENT(event));
366 if (need_seqno) {
367 tu_cs_emit_qw(cs, cmd->scratch_bo.iova);
368 tu_cs_emit(cs, ++cmd->scratch_seqno);
369 }
370 }
371
372 static void
373 tu6_emit_cache_flush(struct tu_cmd_buffer *cmd, struct tu_cs *cs)
374 {
375 tu6_emit_event_write(cmd, cs, 0x31, false);
376 }
377
378 static void
379 tu6_emit_lrz_flush(struct tu_cmd_buffer *cmd, struct tu_cs *cs)
380 {
381 tu6_emit_event_write(cmd, cs, LRZ_FLUSH, false);
382 }
383
384 static void
385 tu6_emit_wfi(struct tu_cmd_buffer *cmd, struct tu_cs *cs)
386 {
387 if (cmd->wait_for_idle) {
388 tu_cs_emit_wfi(cs);
389 cmd->wait_for_idle = false;
390 }
391 }
392
393 static void
394 tu6_emit_flag_buffer(struct tu_cs *cs, const struct tu_image_view *iview)
395 {
396 uint64_t va = tu_image_ubwc_base(iview->image, iview->base_mip, iview->base_layer);
397 uint32_t pitch = tu_image_ubwc_pitch(iview->image, iview->base_mip);
398 uint32_t size = tu_image_ubwc_size(iview->image, iview->base_mip);
399 if (iview->image->ubwc_size) {
400 tu_cs_emit_qw(cs, va);
401 tu_cs_emit(cs, A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_PITCH(pitch) |
402 A6XX_RB_DEPTH_FLAG_BUFFER_PITCH_ARRAY_PITCH(size >> 2));
403 } else {
404 tu_cs_emit_qw(cs, 0);
405 tu_cs_emit(cs, 0);
406 }
407 }
408
409 static void
410 tu6_emit_zs(struct tu_cmd_buffer *cmd, struct tu_cs *cs)
411 {
412 const struct tu_framebuffer *fb = cmd->state.framebuffer;
413 const struct tu_subpass *subpass = cmd->state.subpass;
414 const struct tu_tiling_config *tiling = &cmd->state.tiling_config;
415
416 const uint32_t a = subpass->depth_stencil_attachment.attachment;
417 if (a == VK_ATTACHMENT_UNUSED) {
418 tu_cs_emit_pkt4(cs, REG_A6XX_RB_DEPTH_BUFFER_INFO, 6);
419 tu_cs_emit(cs, A6XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT(DEPTH6_NONE));
420 tu_cs_emit(cs, 0x00000000); /* RB_DEPTH_BUFFER_PITCH */
421 tu_cs_emit(cs, 0x00000000); /* RB_DEPTH_BUFFER_ARRAY_PITCH */
422 tu_cs_emit(cs, 0x00000000); /* RB_DEPTH_BUFFER_BASE_LO */
423 tu_cs_emit(cs, 0x00000000); /* RB_DEPTH_BUFFER_BASE_HI */
424 tu_cs_emit(cs, 0x00000000); /* RB_DEPTH_BUFFER_BASE_GMEM */
425
426 tu_cs_emit_pkt4(cs, REG_A6XX_GRAS_SU_DEPTH_BUFFER_INFO, 1);
427 tu_cs_emit(cs,
428 A6XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT(DEPTH6_NONE));
429
430 tu_cs_emit_pkt4(cs, REG_A6XX_GRAS_LRZ_BUFFER_BASE_LO, 5);
431 tu_cs_emit(cs, 0x00000000); /* RB_DEPTH_FLAG_BUFFER_BASE_LO */
432 tu_cs_emit(cs, 0x00000000); /* RB_DEPTH_FLAG_BUFFER_BASE_HI */
433 tu_cs_emit(cs, 0x00000000); /* GRAS_LRZ_BUFFER_PITCH */
434 tu_cs_emit(cs, 0x00000000); /* GRAS_LRZ_FAST_CLEAR_BUFFER_BASE_LO */
435 tu_cs_emit(cs, 0x00000000); /* GRAS_LRZ_FAST_CLEAR_BUFFER_BASE_HI */
436
437 tu_cs_emit_pkt4(cs, REG_A6XX_RB_STENCIL_INFO, 1);
438 tu_cs_emit(cs, 0x00000000); /* RB_STENCIL_INFO */
439
440 return;
441 }
442
443 const struct tu_image_view *iview = fb->attachments[a].attachment;
444 enum a6xx_depth_format fmt = tu6_pipe2depth(iview->vk_format);
445
446 tu_cs_emit_pkt4(cs, REG_A6XX_RB_DEPTH_BUFFER_INFO, 6);
447 tu_cs_emit(cs, A6XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT(fmt));
448 tu_cs_emit(cs, A6XX_RB_DEPTH_BUFFER_PITCH(tu_image_stride(iview->image, iview->base_mip)));
449 tu_cs_emit(cs, A6XX_RB_DEPTH_BUFFER_ARRAY_PITCH(iview->image->layer_size));
450 tu_cs_emit_qw(cs, tu_image_base(iview->image, iview->base_mip, iview->base_layer));
451 tu_cs_emit(cs, tiling->gmem_offsets[subpass->color_count]);
452
453 tu_cs_emit_pkt4(cs, REG_A6XX_GRAS_SU_DEPTH_BUFFER_INFO, 1);
454 tu_cs_emit(cs, A6XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT(fmt));
455
456 tu_cs_emit_pkt4(cs, REG_A6XX_RB_DEPTH_FLAG_BUFFER_BASE_LO, 3);
457 tu6_emit_flag_buffer(cs, iview);
458
459 tu_cs_emit_pkt4(cs, REG_A6XX_GRAS_LRZ_BUFFER_BASE_LO, 5);
460 tu_cs_emit(cs, 0x00000000); /* RB_DEPTH_FLAG_BUFFER_BASE_LO */
461 tu_cs_emit(cs, 0x00000000); /* RB_DEPTH_FLAG_BUFFER_BASE_HI */
462 tu_cs_emit(cs, 0x00000000); /* GRAS_LRZ_BUFFER_PITCH */
463 tu_cs_emit(cs, 0x00000000); /* GRAS_LRZ_FAST_CLEAR_BUFFER_BASE_LO */
464 tu_cs_emit(cs, 0x00000000); /* GRAS_LRZ_FAST_CLEAR_BUFFER_BASE_HI */
465
466 tu_cs_emit_pkt4(cs, REG_A6XX_RB_STENCIL_INFO, 1);
467 tu_cs_emit(cs, 0x00000000); /* RB_STENCIL_INFO */
468
469 /* enable zs? */
470 }
471
472 static void
473 tu6_emit_mrt(struct tu_cmd_buffer *cmd, struct tu_cs *cs)
474 {
475 const struct tu_framebuffer *fb = cmd->state.framebuffer;
476 const struct tu_subpass *subpass = cmd->state.subpass;
477 const struct tu_tiling_config *tiling = &cmd->state.tiling_config;
478 unsigned char mrt_comp[MAX_RTS] = { 0 };
479 unsigned srgb_cntl = 0;
480
481 for (uint32_t i = 0; i < subpass->color_count; ++i) {
482 uint32_t a = subpass->color_attachments[i].attachment;
483 if (a == VK_ATTACHMENT_UNUSED)
484 continue;
485
486 const struct tu_image_view *iview = fb->attachments[a].attachment;
487 const enum a6xx_tile_mode tile_mode =
488 tu6_get_image_tile_mode(iview->image, iview->base_mip);
489
490 mrt_comp[i] = 0xf;
491
492 if (vk_format_is_srgb(iview->vk_format))
493 srgb_cntl |= (1 << i);
494
495 const struct tu_native_format *format =
496 tu6_get_native_format(iview->vk_format);
497 assert(format && format->rb >= 0);
498
499 tu_cs_emit_pkt4(cs, REG_A6XX_RB_MRT_BUF_INFO(i), 6);
500 tu_cs_emit(cs, A6XX_RB_MRT_BUF_INFO_COLOR_FORMAT(format->rb) |
501 A6XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE(tile_mode) |
502 A6XX_RB_MRT_BUF_INFO_COLOR_SWAP(format->swap));
503 tu_cs_emit(cs, A6XX_RB_MRT_PITCH(tu_image_stride(iview->image, iview->base_mip)));
504 tu_cs_emit(cs, A6XX_RB_MRT_ARRAY_PITCH(iview->image->layer_size));
505 tu_cs_emit_qw(cs, tu_image_base(iview->image, iview->base_mip, iview->base_layer));
506 tu_cs_emit(
507 cs, tiling->gmem_offsets[i]); /* RB_MRT[i].BASE_GMEM */
508
509 tu_cs_emit_pkt4(cs, REG_A6XX_SP_FS_MRT_REG(i), 1);
510 tu_cs_emit(cs, A6XX_SP_FS_MRT_REG_COLOR_FORMAT(format->rb) |
511 COND(vk_format_is_sint(iview->vk_format), A6XX_SP_FS_MRT_REG_COLOR_SINT) |
512 COND(vk_format_is_uint(iview->vk_format), A6XX_SP_FS_MRT_REG_COLOR_UINT));
513
514 tu_cs_emit_pkt4(cs, REG_A6XX_RB_MRT_FLAG_BUFFER(i), 3);
515 tu6_emit_flag_buffer(cs, iview);
516 }
517
518 tu_cs_emit_pkt4(cs, REG_A6XX_RB_SRGB_CNTL, 1);
519 tu_cs_emit(cs, srgb_cntl);
520
521 tu_cs_emit_pkt4(cs, REG_A6XX_SP_SRGB_CNTL, 1);
522 tu_cs_emit(cs, srgb_cntl);
523
524 tu_cs_emit_pkt4(cs, REG_A6XX_RB_RENDER_COMPONENTS, 1);
525 tu_cs_emit(cs, A6XX_RB_RENDER_COMPONENTS_RT0(mrt_comp[0]) |
526 A6XX_RB_RENDER_COMPONENTS_RT1(mrt_comp[1]) |
527 A6XX_RB_RENDER_COMPONENTS_RT2(mrt_comp[2]) |
528 A6XX_RB_RENDER_COMPONENTS_RT3(mrt_comp[3]) |
529 A6XX_RB_RENDER_COMPONENTS_RT4(mrt_comp[4]) |
530 A6XX_RB_RENDER_COMPONENTS_RT5(mrt_comp[5]) |
531 A6XX_RB_RENDER_COMPONENTS_RT6(mrt_comp[6]) |
532 A6XX_RB_RENDER_COMPONENTS_RT7(mrt_comp[7]));
533
534 tu_cs_emit_pkt4(cs, REG_A6XX_SP_FS_RENDER_COMPONENTS, 1);
535 tu_cs_emit(cs, A6XX_SP_FS_RENDER_COMPONENTS_RT0(mrt_comp[0]) |
536 A6XX_SP_FS_RENDER_COMPONENTS_RT1(mrt_comp[1]) |
537 A6XX_SP_FS_RENDER_COMPONENTS_RT2(mrt_comp[2]) |
538 A6XX_SP_FS_RENDER_COMPONENTS_RT3(mrt_comp[3]) |
539 A6XX_SP_FS_RENDER_COMPONENTS_RT4(mrt_comp[4]) |
540 A6XX_SP_FS_RENDER_COMPONENTS_RT5(mrt_comp[5]) |
541 A6XX_SP_FS_RENDER_COMPONENTS_RT6(mrt_comp[6]) |
542 A6XX_SP_FS_RENDER_COMPONENTS_RT7(mrt_comp[7]));
543 }
544
545 static void
546 tu6_emit_msaa(struct tu_cmd_buffer *cmd, struct tu_cs *cs)
547 {
548 const struct tu_subpass *subpass = cmd->state.subpass;
549 const enum a3xx_msaa_samples samples =
550 tu_msaa_samples(subpass->max_sample_count);
551
552 tu_cs_emit_pkt4(cs, REG_A6XX_SP_TP_RAS_MSAA_CNTL, 2);
553 tu_cs_emit(cs, A6XX_SP_TP_RAS_MSAA_CNTL_SAMPLES(samples));
554 tu_cs_emit(cs, A6XX_SP_TP_DEST_MSAA_CNTL_SAMPLES(samples) |
555 COND(samples == MSAA_ONE, A6XX_SP_TP_DEST_MSAA_CNTL_MSAA_DISABLE));
556
557 tu_cs_emit_pkt4(cs, REG_A6XX_GRAS_RAS_MSAA_CNTL, 2);
558 tu_cs_emit(cs, A6XX_GRAS_RAS_MSAA_CNTL_SAMPLES(samples));
559 tu_cs_emit(cs, A6XX_GRAS_DEST_MSAA_CNTL_SAMPLES(samples) |
560 COND(samples == MSAA_ONE, A6XX_GRAS_DEST_MSAA_CNTL_MSAA_DISABLE));
561
562 tu_cs_emit_pkt4(cs, REG_A6XX_RB_RAS_MSAA_CNTL, 2);
563 tu_cs_emit(cs, A6XX_RB_RAS_MSAA_CNTL_SAMPLES(samples));
564 tu_cs_emit(cs, A6XX_RB_DEST_MSAA_CNTL_SAMPLES(samples) |
565 COND(samples == MSAA_ONE, A6XX_RB_DEST_MSAA_CNTL_MSAA_DISABLE));
566
567 tu_cs_emit_pkt4(cs, REG_A6XX_RB_MSAA_CNTL, 1);
568 tu_cs_emit(cs, A6XX_RB_MSAA_CNTL_SAMPLES(samples));
569 }
570
571 static void
572 tu6_emit_bin_size(struct tu_cmd_buffer *cmd, struct tu_cs *cs, uint32_t flags)
573 {
574 const struct tu_tiling_config *tiling = &cmd->state.tiling_config;
575 const uint32_t bin_w = tiling->tile0.extent.width;
576 const uint32_t bin_h = tiling->tile0.extent.height;
577
578 tu_cs_emit_pkt4(cs, REG_A6XX_GRAS_BIN_CONTROL, 1);
579 tu_cs_emit(cs, A6XX_GRAS_BIN_CONTROL_BINW(bin_w) |
580 A6XX_GRAS_BIN_CONTROL_BINH(bin_h) | flags);
581
582 tu_cs_emit_pkt4(cs, REG_A6XX_RB_BIN_CONTROL, 1);
583 tu_cs_emit(cs, A6XX_RB_BIN_CONTROL_BINW(bin_w) |
584 A6XX_RB_BIN_CONTROL_BINH(bin_h) | flags);
585
586 /* no flag for RB_BIN_CONTROL2... */
587 tu_cs_emit_pkt4(cs, REG_A6XX_RB_BIN_CONTROL2, 1);
588 tu_cs_emit(cs, A6XX_RB_BIN_CONTROL2_BINW(bin_w) |
589 A6XX_RB_BIN_CONTROL2_BINH(bin_h));
590 }
591
592 static void
593 tu6_emit_render_cntl(struct tu_cmd_buffer *cmd,
594 struct tu_cs *cs,
595 bool binning)
596 {
597 uint32_t cntl = 0;
598 cntl |= A6XX_RB_RENDER_CNTL_UNK4;
599 if (binning)
600 cntl |= A6XX_RB_RENDER_CNTL_BINNING;
601
602 tu_cs_emit_pkt7(cs, CP_REG_WRITE, 3);
603 tu_cs_emit(cs, 0x2);
604 tu_cs_emit(cs, REG_A6XX_RB_RENDER_CNTL);
605 tu_cs_emit(cs, cntl);
606 }
607
608 static void
609 tu6_emit_blit_scissor(struct tu_cmd_buffer *cmd, struct tu_cs *cs)
610 {
611 const VkRect2D *render_area = &cmd->state.tiling_config.render_area;
612 const uint32_t x1 = render_area->offset.x;
613 const uint32_t y1 = render_area->offset.y;
614 const uint32_t x2 = x1 + render_area->extent.width - 1;
615 const uint32_t y2 = y1 + render_area->extent.height - 1;
616
617 tu_cs_emit_pkt4(cs, REG_A6XX_RB_BLIT_SCISSOR_TL, 2);
618 tu_cs_emit(cs,
619 A6XX_RB_BLIT_SCISSOR_TL_X(x1) | A6XX_RB_BLIT_SCISSOR_TL_Y(y1));
620 tu_cs_emit(cs,
621 A6XX_RB_BLIT_SCISSOR_BR_X(x2) | A6XX_RB_BLIT_SCISSOR_BR_Y(y2));
622 }
623
624 static void
625 tu6_emit_blit_info(struct tu_cmd_buffer *cmd,
626 struct tu_cs *cs,
627 const struct tu_image_view *iview,
628 uint32_t gmem_offset,
629 uint32_t blit_info)
630 {
631 tu_cs_emit_pkt4(cs, REG_A6XX_RB_BLIT_INFO, 1);
632 tu_cs_emit(cs, blit_info);
633
634 const struct tu_native_format *format =
635 tu6_get_native_format(iview->vk_format);
636 assert(format && format->rb >= 0);
637
638 enum a6xx_tile_mode tile_mode =
639 tu6_get_image_tile_mode(iview->image, iview->base_mip);
640 tu_cs_emit_pkt4(cs, REG_A6XX_RB_BLIT_DST_INFO, 5);
641 tu_cs_emit(cs, A6XX_RB_BLIT_DST_INFO_TILE_MODE(tile_mode) |
642 A6XX_RB_BLIT_DST_INFO_SAMPLES(tu_msaa_samples(iview->image->samples)) |
643 A6XX_RB_BLIT_DST_INFO_COLOR_FORMAT(format->rb) |
644 A6XX_RB_BLIT_DST_INFO_COLOR_SWAP(format->swap) |
645 COND(iview->image->ubwc_size, A6XX_RB_BLIT_DST_INFO_FLAGS));
646 tu_cs_emit_qw(cs, tu_image_base(iview->image, iview->base_mip, iview->base_layer));
647 tu_cs_emit(cs, A6XX_RB_BLIT_DST_PITCH(tu_image_stride(iview->image, iview->base_mip)));
648 tu_cs_emit(cs, A6XX_RB_BLIT_DST_ARRAY_PITCH(iview->image->layer_size));
649
650 if (iview->image->ubwc_size) {
651 tu_cs_emit_pkt4(cs, REG_A6XX_RB_BLIT_FLAG_DST_LO, 3);
652 tu6_emit_flag_buffer(cs, iview);
653 }
654
655 tu_cs_emit_pkt4(cs, REG_A6XX_RB_BLIT_BASE_GMEM, 1);
656 tu_cs_emit(cs, gmem_offset);
657 }
658
659 static void
660 tu6_emit_blit_clear(struct tu_cmd_buffer *cmd,
661 struct tu_cs *cs,
662 const struct tu_image_view *iview,
663 uint32_t gmem_offset,
664 const VkClearValue *clear_value)
665 {
666 const struct tu_native_format *format =
667 tu6_get_native_format(iview->vk_format);
668 assert(format && format->rb >= 0);
669
670 tu_cs_emit_pkt4(cs, REG_A6XX_RB_BLIT_DST_INFO, 1);
671 tu_cs_emit(cs, A6XX_RB_BLIT_DST_INFO_COLOR_FORMAT(format->rb));
672
673 tu_cs_emit_pkt4(cs, REG_A6XX_RB_BLIT_INFO, 1);
674 tu_cs_emit(cs, A6XX_RB_BLIT_INFO_GMEM | A6XX_RB_BLIT_INFO_CLEAR_MASK(0xf));
675
676 tu_cs_emit_pkt4(cs, REG_A6XX_RB_BLIT_BASE_GMEM, 1);
677 tu_cs_emit(cs, gmem_offset);
678
679 tu_cs_emit_pkt4(cs, REG_A6XX_RB_UNKNOWN_88D0, 1);
680 tu_cs_emit(cs, 0);
681
682 uint32_t clear_vals[4] = { 0 };
683 tu_pack_clear_value(clear_value, iview->vk_format, clear_vals);
684
685 tu_cs_emit_pkt4(cs, REG_A6XX_RB_BLIT_CLEAR_COLOR_DW0, 4);
686 tu_cs_emit(cs, clear_vals[0]);
687 tu_cs_emit(cs, clear_vals[1]);
688 tu_cs_emit(cs, clear_vals[2]);
689 tu_cs_emit(cs, clear_vals[3]);
690 }
691
692 static void
693 tu6_emit_blit(struct tu_cmd_buffer *cmd, struct tu_cs *cs)
694 {
695 tu6_emit_marker(cmd, cs);
696 tu6_emit_event_write(cmd, cs, BLIT, false);
697 tu6_emit_marker(cmd, cs);
698 }
699
700 static void
701 tu6_emit_window_scissor(struct tu_cmd_buffer *cmd,
702 struct tu_cs *cs,
703 uint32_t x1,
704 uint32_t y1,
705 uint32_t x2,
706 uint32_t y2)
707 {
708 tu_cs_emit_pkt4(cs, REG_A6XX_GRAS_SC_WINDOW_SCISSOR_TL, 2);
709 tu_cs_emit(cs, A6XX_GRAS_SC_WINDOW_SCISSOR_TL_X(x1) |
710 A6XX_GRAS_SC_WINDOW_SCISSOR_TL_Y(y1));
711 tu_cs_emit(cs, A6XX_GRAS_SC_WINDOW_SCISSOR_BR_X(x2) |
712 A6XX_GRAS_SC_WINDOW_SCISSOR_BR_Y(y2));
713
714 tu_cs_emit_pkt4(cs, REG_A6XX_GRAS_RESOLVE_CNTL_1, 2);
715 tu_cs_emit(
716 cs, A6XX_GRAS_RESOLVE_CNTL_1_X(x1) | A6XX_GRAS_RESOLVE_CNTL_1_Y(y1));
717 tu_cs_emit(
718 cs, A6XX_GRAS_RESOLVE_CNTL_2_X(x2) | A6XX_GRAS_RESOLVE_CNTL_2_Y(y2));
719 }
720
721 static void
722 tu6_emit_window_offset(struct tu_cmd_buffer *cmd,
723 struct tu_cs *cs,
724 uint32_t x1,
725 uint32_t y1)
726 {
727 tu_cs_emit_pkt4(cs, REG_A6XX_RB_WINDOW_OFFSET, 1);
728 tu_cs_emit(cs, A6XX_RB_WINDOW_OFFSET_X(x1) | A6XX_RB_WINDOW_OFFSET_Y(y1));
729
730 tu_cs_emit_pkt4(cs, REG_A6XX_RB_WINDOW_OFFSET2, 1);
731 tu_cs_emit(cs,
732 A6XX_RB_WINDOW_OFFSET2_X(x1) | A6XX_RB_WINDOW_OFFSET2_Y(y1));
733
734 tu_cs_emit_pkt4(cs, REG_A6XX_SP_WINDOW_OFFSET, 1);
735 tu_cs_emit(cs, A6XX_SP_WINDOW_OFFSET_X(x1) | A6XX_SP_WINDOW_OFFSET_Y(y1));
736
737 tu_cs_emit_pkt4(cs, REG_A6XX_SP_TP_WINDOW_OFFSET, 1);
738 tu_cs_emit(
739 cs, A6XX_SP_TP_WINDOW_OFFSET_X(x1) | A6XX_SP_TP_WINDOW_OFFSET_Y(y1));
740 }
741
742 static void
743 tu6_emit_tile_select(struct tu_cmd_buffer *cmd,
744 struct tu_cs *cs,
745 const struct tu_tile *tile)
746 {
747 tu_cs_emit_pkt7(cs, CP_SET_MARKER, 1);
748 tu_cs_emit(cs, A6XX_CP_SET_MARKER_0_MODE(0x7));
749
750 tu6_emit_marker(cmd, cs);
751 tu_cs_emit_pkt7(cs, CP_SET_MARKER, 1);
752 tu_cs_emit(cs, A6XX_CP_SET_MARKER_0_MODE(RM6_GMEM) | 0x10);
753 tu6_emit_marker(cmd, cs);
754
755 const uint32_t x1 = tile->begin.x;
756 const uint32_t y1 = tile->begin.y;
757 const uint32_t x2 = tile->end.x - 1;
758 const uint32_t y2 = tile->end.y - 1;
759 tu6_emit_window_scissor(cmd, cs, x1, y1, x2, y2);
760 tu6_emit_window_offset(cmd, cs, x1, y1);
761
762 tu_cs_emit_pkt4(cs, REG_A6XX_VPC_SO_OVERRIDE, 1);
763 tu_cs_emit(cs, A6XX_VPC_SO_OVERRIDE_SO_DISABLE);
764
765 if (false) {
766 /* hw binning? */
767 } else {
768 tu_cs_emit_pkt7(cs, CP_SET_VISIBILITY_OVERRIDE, 1);
769 tu_cs_emit(cs, 0x1);
770
771 tu_cs_emit_pkt7(cs, CP_SET_MODE, 1);
772 tu_cs_emit(cs, 0x0);
773 }
774 }
775
776 static void
777 tu6_emit_tile_load_attachment(struct tu_cmd_buffer *cmd,
778 struct tu_cs *cs,
779 uint32_t a,
780 uint32_t gmem_index)
781 {
782 const struct tu_framebuffer *fb = cmd->state.framebuffer;
783 const struct tu_tiling_config *tiling = &cmd->state.tiling_config;
784 const struct tu_attachment_state *attachments = cmd->state.attachments;
785
786 const struct tu_image_view *iview = fb->attachments[a].attachment;
787 const struct tu_attachment_state *att = attachments + a;
788 if (att->pending_clear_aspects) {
789 tu6_emit_blit_clear(cmd, cs, iview,
790 tiling->gmem_offsets[gmem_index],
791 &att->clear_value);
792 } else {
793 tu6_emit_blit_info(cmd, cs, iview,
794 tiling->gmem_offsets[gmem_index],
795 A6XX_RB_BLIT_INFO_UNK0 | A6XX_RB_BLIT_INFO_GMEM);
796 }
797
798 tu6_emit_blit(cmd, cs);
799 }
800
801 static void
802 tu6_emit_tile_load(struct tu_cmd_buffer *cmd, struct tu_cs *cs)
803 {
804 const struct tu_subpass *subpass = cmd->state.subpass;
805
806 tu6_emit_blit_scissor(cmd, cs);
807
808 for (uint32_t i = 0; i < subpass->color_count; ++i) {
809 const uint32_t a = subpass->color_attachments[i].attachment;
810 if (a != VK_ATTACHMENT_UNUSED)
811 tu6_emit_tile_load_attachment(cmd, cs, a, i);
812 }
813
814 const uint32_t a = subpass->depth_stencil_attachment.attachment;
815 if (a != VK_ATTACHMENT_UNUSED)
816 tu6_emit_tile_load_attachment(cmd, cs, a, subpass->color_count);
817 }
818
819 static void
820 tu6_emit_store_attachment(struct tu_cmd_buffer *cmd,
821 struct tu_cs *cs,
822 uint32_t a,
823 uint32_t gmem_index)
824 {
825 const struct tu_framebuffer *fb = cmd->state.framebuffer;
826 const struct tu_tiling_config *tiling = &cmd->state.tiling_config;
827
828 if (a == VK_ATTACHMENT_UNUSED)
829 return;
830
831 tu6_emit_blit_info(cmd, cs, fb->attachments[a].attachment,
832 tiling->gmem_offsets[gmem_index], 0);
833 tu6_emit_blit(cmd, cs);
834 }
835
836 static void
837 tu6_emit_tile_store(struct tu_cmd_buffer *cmd, struct tu_cs *cs)
838 {
839 const struct tu_subpass *subpass = cmd->state.subpass;
840
841 if (false) {
842 /* hw binning? */
843 }
844
845 tu_cs_emit_pkt7(cs, CP_SET_DRAW_STATE, 3);
846 tu_cs_emit(cs, CP_SET_DRAW_STATE__0_COUNT(0) |
847 CP_SET_DRAW_STATE__0_DISABLE_ALL_GROUPS |
848 CP_SET_DRAW_STATE__0_GROUP_ID(0));
849 tu_cs_emit(cs, CP_SET_DRAW_STATE__1_ADDR_LO(0));
850 tu_cs_emit(cs, CP_SET_DRAW_STATE__2_ADDR_HI(0));
851
852 tu_cs_emit_pkt7(cs, CP_SKIP_IB2_ENABLE_GLOBAL, 1);
853 tu_cs_emit(cs, 0x0);
854
855 tu6_emit_marker(cmd, cs);
856 tu_cs_emit_pkt7(cs, CP_SET_MARKER, 1);
857 tu_cs_emit(cs, A6XX_CP_SET_MARKER_0_MODE(RM6_RESOLVE) | 0x10);
858 tu6_emit_marker(cmd, cs);
859
860 tu6_emit_blit_scissor(cmd, cs);
861
862 for (uint32_t i = 0; i < subpass->color_count; ++i) {
863 tu6_emit_store_attachment(cmd, cs,
864 subpass->color_attachments[i].attachment,
865 i);
866 if (subpass->resolve_attachments) {
867 tu6_emit_store_attachment(cmd, cs,
868 subpass->resolve_attachments[i].attachment,
869 i);
870 }
871 }
872
873 tu6_emit_store_attachment(cmd, cs,
874 subpass->depth_stencil_attachment.attachment,
875 subpass->color_count);
876 }
877
878 static void
879 tu6_emit_restart_index(struct tu_cs *cs, uint32_t restart_index)
880 {
881 tu_cs_emit_pkt4(cs, REG_A6XX_PC_RESTART_INDEX, 1);
882 tu_cs_emit(cs, restart_index);
883 }
884
885 static void
886 tu6_init_hw(struct tu_cmd_buffer *cmd, struct tu_cs *cs)
887 {
888 VkResult result = tu_cs_reserve_space(cmd->device, cs, 256);
889 if (result != VK_SUCCESS) {
890 cmd->record_result = result;
891 return;
892 }
893
894 tu6_emit_cache_flush(cmd, cs);
895
896 tu_cs_emit_write_reg(cs, REG_A6XX_HLSQ_UPDATE_CNTL, 0xfffff);
897
898 tu_cs_emit_write_reg(cs, REG_A6XX_RB_CCU_CNTL, 0x7c400004);
899 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_8E04, 0x00100000);
900 tu_cs_emit_write_reg(cs, REG_A6XX_SP_UNKNOWN_AE04, 0x8);
901 tu_cs_emit_write_reg(cs, REG_A6XX_SP_UNKNOWN_AE00, 0);
902 tu_cs_emit_write_reg(cs, REG_A6XX_SP_UNKNOWN_AE0F, 0x3f);
903 tu_cs_emit_write_reg(cs, REG_A6XX_SP_UNKNOWN_B605, 0x44);
904 tu_cs_emit_write_reg(cs, REG_A6XX_SP_UNKNOWN_B600, 0x100000);
905 tu_cs_emit_write_reg(cs, REG_A6XX_HLSQ_UNKNOWN_BE00, 0x80);
906 tu_cs_emit_write_reg(cs, REG_A6XX_HLSQ_UNKNOWN_BE01, 0);
907
908 tu_cs_emit_write_reg(cs, REG_A6XX_VPC_UNKNOWN_9600, 0);
909 tu_cs_emit_write_reg(cs, REG_A6XX_GRAS_UNKNOWN_8600, 0x880);
910 tu_cs_emit_write_reg(cs, REG_A6XX_HLSQ_UNKNOWN_BE04, 0);
911 tu_cs_emit_write_reg(cs, REG_A6XX_SP_UNKNOWN_AE03, 0x00000410);
912 tu_cs_emit_write_reg(cs, REG_A6XX_SP_IBO_COUNT, 0);
913 tu_cs_emit_write_reg(cs, REG_A6XX_SP_UNKNOWN_B182, 0);
914 tu_cs_emit_write_reg(cs, REG_A6XX_HLSQ_UNKNOWN_BB11, 0);
915 tu_cs_emit_write_reg(cs, REG_A6XX_UCHE_UNKNOWN_0E12, 0x3200000);
916 tu_cs_emit_write_reg(cs, REG_A6XX_UCHE_CLIENT_PF, 4);
917 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_8E01, 0x0);
918 tu_cs_emit_write_reg(cs, REG_A6XX_SP_UNKNOWN_AB00, 0x5);
919 tu_cs_emit_write_reg(cs, REG_A6XX_VFD_UNKNOWN_A009, 0x00000001);
920 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_8811, 0x00000010);
921 tu_cs_emit_write_reg(cs, REG_A6XX_PC_MODE_CNTL, 0x1f);
922
923 tu_cs_emit_write_reg(cs, REG_A6XX_RB_SRGB_CNTL, 0);
924
925 tu_cs_emit_write_reg(cs, REG_A6XX_GRAS_UNKNOWN_8101, 0);
926 tu_cs_emit_write_reg(cs, REG_A6XX_GRAS_SAMPLE_CNTL, 0);
927 tu_cs_emit_write_reg(cs, REG_A6XX_GRAS_UNKNOWN_8110, 0);
928
929 tu_cs_emit_write_reg(cs, REG_A6XX_RB_RENDER_CONTROL0, 0x401);
930 tu_cs_emit_write_reg(cs, REG_A6XX_RB_RENDER_CONTROL1, 0);
931 tu_cs_emit_write_reg(cs, REG_A6XX_RB_FS_OUTPUT_CNTL0, 0);
932 tu_cs_emit_write_reg(cs, REG_A6XX_RB_SAMPLE_CNTL, 0);
933 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_8818, 0);
934 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_8819, 0);
935 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_881A, 0);
936 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_881B, 0);
937 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_881C, 0);
938 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_881D, 0);
939 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_881E, 0);
940 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_88F0, 0);
941
942 tu_cs_emit_write_reg(cs, REG_A6XX_VPC_UNKNOWN_9101, 0xffff00);
943 tu_cs_emit_write_reg(cs, REG_A6XX_VPC_UNKNOWN_9107, 0);
944
945 tu_cs_emit_write_reg(cs, REG_A6XX_VPC_UNKNOWN_9236, 1);
946 tu_cs_emit_write_reg(cs, REG_A6XX_VPC_UNKNOWN_9300, 0);
947
948 tu_cs_emit_write_reg(cs, REG_A6XX_VPC_SO_OVERRIDE,
949 A6XX_VPC_SO_OVERRIDE_SO_DISABLE);
950
951 tu_cs_emit_write_reg(cs, REG_A6XX_PC_UNKNOWN_9801, 0);
952 tu_cs_emit_write_reg(cs, REG_A6XX_PC_UNKNOWN_9806, 0);
953 tu_cs_emit_write_reg(cs, REG_A6XX_PC_UNKNOWN_9980, 0);
954
955 tu_cs_emit_write_reg(cs, REG_A6XX_PC_PRIMITIVE_CNTL_6, 0);
956 tu_cs_emit_write_reg(cs, REG_A6XX_PC_UNKNOWN_9B07, 0);
957
958 tu_cs_emit_write_reg(cs, REG_A6XX_SP_UNKNOWN_A81B, 0);
959
960 tu_cs_emit_write_reg(cs, REG_A6XX_SP_UNKNOWN_B183, 0);
961
962 tu_cs_emit_write_reg(cs, REG_A6XX_GRAS_UNKNOWN_8099, 0);
963 tu_cs_emit_write_reg(cs, REG_A6XX_GRAS_UNKNOWN_809B, 0);
964 tu_cs_emit_write_reg(cs, REG_A6XX_GRAS_UNKNOWN_80A0, 2);
965 tu_cs_emit_write_reg(cs, REG_A6XX_GRAS_UNKNOWN_80AF, 0);
966 tu_cs_emit_write_reg(cs, REG_A6XX_VPC_UNKNOWN_9210, 0);
967 tu_cs_emit_write_reg(cs, REG_A6XX_VPC_UNKNOWN_9211, 0);
968 tu_cs_emit_write_reg(cs, REG_A6XX_VPC_UNKNOWN_9602, 0);
969 tu_cs_emit_write_reg(cs, REG_A6XX_PC_UNKNOWN_9981, 0x3);
970 tu_cs_emit_write_reg(cs, REG_A6XX_PC_UNKNOWN_9E72, 0);
971 tu_cs_emit_write_reg(cs, REG_A6XX_VPC_UNKNOWN_9108, 0x3);
972 tu_cs_emit_write_reg(cs, REG_A6XX_SP_TP_UNKNOWN_B304, 0);
973 tu_cs_emit_write_reg(cs, REG_A6XX_SP_TP_UNKNOWN_B309, 0x000000a2);
974 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_8804, 0);
975 tu_cs_emit_write_reg(cs, REG_A6XX_GRAS_UNKNOWN_80A4, 0);
976 tu_cs_emit_write_reg(cs, REG_A6XX_GRAS_UNKNOWN_80A5, 0);
977 tu_cs_emit_write_reg(cs, REG_A6XX_GRAS_UNKNOWN_80A6, 0);
978 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_8805, 0);
979 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_8806, 0);
980 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_8878, 0);
981 tu_cs_emit_write_reg(cs, REG_A6XX_RB_UNKNOWN_8879, 0);
982 tu_cs_emit_write_reg(cs, REG_A6XX_HLSQ_CONTROL_5_REG, 0xfc);
983
984 tu6_emit_marker(cmd, cs);
985
986 tu_cs_emit_write_reg(cs, REG_A6XX_VFD_MODE_CNTL, 0x00000000);
987
988 tu_cs_emit_write_reg(cs, REG_A6XX_VFD_UNKNOWN_A008, 0);
989
990 tu_cs_emit_write_reg(cs, REG_A6XX_PC_MODE_CNTL, 0x0000001f);
991
992 /* we don't use this yet.. probably best to disable.. */
993 tu_cs_emit_pkt7(cs, CP_SET_DRAW_STATE, 3);
994 tu_cs_emit(cs, CP_SET_DRAW_STATE__0_COUNT(0) |
995 CP_SET_DRAW_STATE__0_DISABLE_ALL_GROUPS |
996 CP_SET_DRAW_STATE__0_GROUP_ID(0));
997 tu_cs_emit(cs, CP_SET_DRAW_STATE__1_ADDR_LO(0));
998 tu_cs_emit(cs, CP_SET_DRAW_STATE__2_ADDR_HI(0));
999
1000 tu_cs_emit_pkt4(cs, REG_A6XX_VPC_SO_BUFFER_BASE_LO(0), 3);
1001 tu_cs_emit(cs, 0x00000000); /* VPC_SO_BUFFER_BASE_LO_0 */
1002 tu_cs_emit(cs, 0x00000000); /* VPC_SO_BUFFER_BASE_HI_0 */
1003 tu_cs_emit(cs, 0x00000000); /* VPC_SO_BUFFER_SIZE_0 */
1004
1005 tu_cs_emit_pkt4(cs, REG_A6XX_VPC_SO_FLUSH_BASE_LO(0), 2);
1006 tu_cs_emit(cs, 0x00000000); /* VPC_SO_FLUSH_BASE_LO_0 */
1007 tu_cs_emit(cs, 0x00000000); /* VPC_SO_FLUSH_BASE_HI_0 */
1008
1009 tu_cs_emit_pkt4(cs, REG_A6XX_VPC_SO_BUF_CNTL, 1);
1010 tu_cs_emit(cs, 0x00000000); /* VPC_SO_BUF_CNTL */
1011
1012 tu_cs_emit_pkt4(cs, REG_A6XX_VPC_SO_BUFFER_OFFSET(0), 1);
1013 tu_cs_emit(cs, 0x00000000); /* UNKNOWN_E2AB */
1014
1015 tu_cs_emit_pkt4(cs, REG_A6XX_VPC_SO_BUFFER_BASE_LO(1), 3);
1016 tu_cs_emit(cs, 0x00000000);
1017 tu_cs_emit(cs, 0x00000000);
1018 tu_cs_emit(cs, 0x00000000);
1019
1020 tu_cs_emit_pkt4(cs, REG_A6XX_VPC_SO_BUFFER_OFFSET(1), 6);
1021 tu_cs_emit(cs, 0x00000000);
1022 tu_cs_emit(cs, 0x00000000);
1023 tu_cs_emit(cs, 0x00000000);
1024 tu_cs_emit(cs, 0x00000000);
1025 tu_cs_emit(cs, 0x00000000);
1026 tu_cs_emit(cs, 0x00000000);
1027
1028 tu_cs_emit_pkt4(cs, REG_A6XX_VPC_SO_BUFFER_OFFSET(2), 6);
1029 tu_cs_emit(cs, 0x00000000);
1030 tu_cs_emit(cs, 0x00000000);
1031 tu_cs_emit(cs, 0x00000000);
1032 tu_cs_emit(cs, 0x00000000);
1033 tu_cs_emit(cs, 0x00000000);
1034 tu_cs_emit(cs, 0x00000000);
1035
1036 tu_cs_emit_pkt4(cs, REG_A6XX_VPC_SO_BUFFER_OFFSET(3), 3);
1037 tu_cs_emit(cs, 0x00000000);
1038 tu_cs_emit(cs, 0x00000000);
1039 tu_cs_emit(cs, 0x00000000);
1040
1041 tu_cs_emit_pkt4(cs, REG_A6XX_SP_HS_CTRL_REG0, 1);
1042 tu_cs_emit(cs, 0x00000000);
1043
1044 tu_cs_emit_pkt4(cs, REG_A6XX_SP_GS_CTRL_REG0, 1);
1045 tu_cs_emit(cs, 0x00000000);
1046
1047 tu_cs_emit_pkt4(cs, REG_A6XX_GRAS_LRZ_CNTL, 1);
1048 tu_cs_emit(cs, 0x00000000);
1049
1050 tu_cs_emit_pkt4(cs, REG_A6XX_RB_LRZ_CNTL, 1);
1051 tu_cs_emit(cs, 0x00000000);
1052
1053 tu_cs_sanity_check(cs);
1054 }
1055
1056 static void
1057 tu6_render_begin(struct tu_cmd_buffer *cmd, struct tu_cs *cs)
1058 {
1059 VkResult result = tu_cs_reserve_space(cmd->device, cs, 256);
1060 if (result != VK_SUCCESS) {
1061 cmd->record_result = result;
1062 return;
1063 }
1064
1065 tu6_emit_lrz_flush(cmd, cs);
1066
1067 /* lrz clear? */
1068
1069 tu6_emit_cache_flush(cmd, cs);
1070
1071 tu_cs_emit_pkt7(cs, CP_SKIP_IB2_ENABLE_GLOBAL, 1);
1072 tu_cs_emit(cs, 0x0);
1073
1074 /* 0x10000000 for BYPASS.. 0x7c13c080 for GMEM: */
1075 tu6_emit_wfi(cmd, cs);
1076 tu_cs_emit_pkt4(cs, REG_A6XX_RB_CCU_CNTL, 1);
1077 tu_cs_emit(cs, 0x7c400004); /* RB_CCU_CNTL */
1078
1079 tu6_emit_zs(cmd, cs);
1080 tu6_emit_mrt(cmd, cs);
1081 tu6_emit_msaa(cmd, cs);
1082
1083 if (false) {
1084 /* hw binning? */
1085 } else {
1086 tu6_emit_bin_size(cmd, cs, 0x6000000);
1087 /* no draws */
1088 }
1089
1090 tu6_emit_render_cntl(cmd, cs, false);
1091
1092 tu_cs_sanity_check(cs);
1093 }
1094
1095 static void
1096 tu6_render_tile(struct tu_cmd_buffer *cmd,
1097 struct tu_cs *cs,
1098 const struct tu_tile *tile)
1099 {
1100 const uint32_t render_tile_space = 64 + tu_cs_get_call_size(&cmd->draw_cs);
1101 VkResult result = tu_cs_reserve_space(cmd->device, cs, render_tile_space);
1102 if (result != VK_SUCCESS) {
1103 cmd->record_result = result;
1104 return;
1105 }
1106
1107 tu6_emit_tile_select(cmd, cs, tile);
1108 tu_cs_emit_ib(cs, &cmd->state.tile_load_ib);
1109
1110 tu_cs_emit_call(cs, &cmd->draw_cs);
1111 cmd->wait_for_idle = true;
1112
1113 tu_cs_emit_ib(cs, &cmd->state.tile_store_ib);
1114
1115 tu_cs_sanity_check(cs);
1116 }
1117
1118 static void
1119 tu6_render_end(struct tu_cmd_buffer *cmd, struct tu_cs *cs)
1120 {
1121 VkResult result = tu_cs_reserve_space(cmd->device, cs, 16);
1122 if (result != VK_SUCCESS) {
1123 cmd->record_result = result;
1124 return;
1125 }
1126
1127 tu_cs_emit_pkt4(cs, REG_A6XX_GRAS_LRZ_CNTL, 1);
1128 tu_cs_emit(cs, A6XX_GRAS_LRZ_CNTL_ENABLE | A6XX_GRAS_LRZ_CNTL_UNK3);
1129
1130 tu6_emit_lrz_flush(cmd, cs);
1131
1132 tu6_emit_event_write(cmd, cs, CACHE_FLUSH_TS, true);
1133
1134 tu_cs_sanity_check(cs);
1135 }
1136
1137 static void
1138 tu_cmd_render_tiles(struct tu_cmd_buffer *cmd)
1139 {
1140 const struct tu_tiling_config *tiling = &cmd->state.tiling_config;
1141
1142 tu6_render_begin(cmd, &cmd->cs);
1143
1144 for (uint32_t y = 0; y < tiling->tile_count.height; y++) {
1145 for (uint32_t x = 0; x < tiling->tile_count.width; x++) {
1146 struct tu_tile tile;
1147 tu_tiling_config_get_tile(tiling, cmd->device, x, y, &tile);
1148 tu6_render_tile(cmd, &cmd->cs, &tile);
1149 }
1150 }
1151
1152 tu6_render_end(cmd, &cmd->cs);
1153 }
1154
1155 static void
1156 tu_cmd_prepare_tile_load_ib(struct tu_cmd_buffer *cmd)
1157 {
1158 const uint32_t tile_load_space = 16 + 32 * MAX_RTS;
1159 const struct tu_subpass *subpass = cmd->state.subpass;
1160 struct tu_attachment_state *attachments = cmd->state.attachments;
1161 struct tu_cs sub_cs;
1162
1163 VkResult result = tu_cs_begin_sub_stream(cmd->device, &cmd->tile_cs,
1164 tile_load_space, &sub_cs);
1165 if (result != VK_SUCCESS) {
1166 cmd->record_result = result;
1167 return;
1168 }
1169
1170 /* emit to tile-load sub_cs */
1171 tu6_emit_tile_load(cmd, &sub_cs);
1172
1173 cmd->state.tile_load_ib = tu_cs_end_sub_stream(&cmd->tile_cs, &sub_cs);
1174
1175 for (uint32_t i = 0; i < subpass->color_count; ++i) {
1176 const uint32_t a = subpass->color_attachments[i].attachment;
1177 if (a != VK_ATTACHMENT_UNUSED)
1178 attachments[a].pending_clear_aspects = 0;
1179 }
1180 }
1181
1182 static void
1183 tu_cmd_prepare_tile_store_ib(struct tu_cmd_buffer *cmd)
1184 {
1185 const uint32_t tile_store_space = 32 + 32 * MAX_RTS;
1186 struct tu_cs sub_cs;
1187
1188 VkResult result = tu_cs_begin_sub_stream(cmd->device, &cmd->tile_cs,
1189 tile_store_space, &sub_cs);
1190 if (result != VK_SUCCESS) {
1191 cmd->record_result = result;
1192 return;
1193 }
1194
1195 /* emit to tile-store sub_cs */
1196 tu6_emit_tile_store(cmd, &sub_cs);
1197
1198 cmd->state.tile_store_ib = tu_cs_end_sub_stream(&cmd->tile_cs, &sub_cs);
1199 }
1200
1201 static void
1202 tu_cmd_update_tiling_config(struct tu_cmd_buffer *cmd,
1203 const VkRect2D *render_area)
1204 {
1205 const struct tu_device *dev = cmd->device;
1206 const struct tu_render_pass *pass = cmd->state.pass;
1207 const struct tu_subpass *subpass = cmd->state.subpass;
1208 struct tu_tiling_config *tiling = &cmd->state.tiling_config;
1209
1210 uint32_t buffer_cpp[MAX_RTS + 2];
1211 uint32_t buffer_count = 0;
1212
1213 for (uint32_t i = 0; i < subpass->color_count; ++i) {
1214 const uint32_t a = subpass->color_attachments[i].attachment;
1215 if (a == VK_ATTACHMENT_UNUSED) {
1216 buffer_cpp[buffer_count++] = 0;
1217 continue;
1218 }
1219
1220 const struct tu_render_pass_attachment *att = &pass->attachments[a];
1221 buffer_cpp[buffer_count++] =
1222 vk_format_get_blocksize(att->format) * att->samples;
1223 }
1224
1225 if (subpass->depth_stencil_attachment.attachment != VK_ATTACHMENT_UNUSED) {
1226 const uint32_t a = subpass->depth_stencil_attachment.attachment;
1227 const struct tu_render_pass_attachment *att = &pass->attachments[a];
1228
1229 /* TODO */
1230 assert(att->format != VK_FORMAT_D32_SFLOAT_S8_UINT);
1231
1232 buffer_cpp[buffer_count++] =
1233 vk_format_get_blocksize(att->format) * att->samples;
1234 }
1235
1236 tu_tiling_config_update(tiling, dev, buffer_cpp, buffer_count,
1237 render_area);
1238 }
1239
1240 const struct tu_dynamic_state default_dynamic_state = {
1241 .viewport =
1242 {
1243 .count = 0,
1244 },
1245 .scissor =
1246 {
1247 .count = 0,
1248 },
1249 .line_width = 1.0f,
1250 .depth_bias =
1251 {
1252 .bias = 0.0f,
1253 .clamp = 0.0f,
1254 .slope = 0.0f,
1255 },
1256 .blend_constants = { 0.0f, 0.0f, 0.0f, 0.0f },
1257 .depth_bounds =
1258 {
1259 .min = 0.0f,
1260 .max = 1.0f,
1261 },
1262 .stencil_compare_mask =
1263 {
1264 .front = ~0u,
1265 .back = ~0u,
1266 },
1267 .stencil_write_mask =
1268 {
1269 .front = ~0u,
1270 .back = ~0u,
1271 },
1272 .stencil_reference =
1273 {
1274 .front = 0u,
1275 .back = 0u,
1276 },
1277 };
1278
1279 static void UNUSED /* FINISHME */
1280 tu_bind_dynamic_state(struct tu_cmd_buffer *cmd_buffer,
1281 const struct tu_dynamic_state *src)
1282 {
1283 struct tu_dynamic_state *dest = &cmd_buffer->state.dynamic;
1284 uint32_t copy_mask = src->mask;
1285 uint32_t dest_mask = 0;
1286
1287 tu_use_args(cmd_buffer); /* FINISHME */
1288
1289 /* Make sure to copy the number of viewports/scissors because they can
1290 * only be specified at pipeline creation time.
1291 */
1292 dest->viewport.count = src->viewport.count;
1293 dest->scissor.count = src->scissor.count;
1294 dest->discard_rectangle.count = src->discard_rectangle.count;
1295
1296 if (copy_mask & TU_DYNAMIC_VIEWPORT) {
1297 if (memcmp(&dest->viewport.viewports, &src->viewport.viewports,
1298 src->viewport.count * sizeof(VkViewport))) {
1299 typed_memcpy(dest->viewport.viewports, src->viewport.viewports,
1300 src->viewport.count);
1301 dest_mask |= TU_DYNAMIC_VIEWPORT;
1302 }
1303 }
1304
1305 if (copy_mask & TU_DYNAMIC_SCISSOR) {
1306 if (memcmp(&dest->scissor.scissors, &src->scissor.scissors,
1307 src->scissor.count * sizeof(VkRect2D))) {
1308 typed_memcpy(dest->scissor.scissors, src->scissor.scissors,
1309 src->scissor.count);
1310 dest_mask |= TU_DYNAMIC_SCISSOR;
1311 }
1312 }
1313
1314 if (copy_mask & TU_DYNAMIC_LINE_WIDTH) {
1315 if (dest->line_width != src->line_width) {
1316 dest->line_width = src->line_width;
1317 dest_mask |= TU_DYNAMIC_LINE_WIDTH;
1318 }
1319 }
1320
1321 if (copy_mask & TU_DYNAMIC_DEPTH_BIAS) {
1322 if (memcmp(&dest->depth_bias, &src->depth_bias,
1323 sizeof(src->depth_bias))) {
1324 dest->depth_bias = src->depth_bias;
1325 dest_mask |= TU_DYNAMIC_DEPTH_BIAS;
1326 }
1327 }
1328
1329 if (copy_mask & TU_DYNAMIC_BLEND_CONSTANTS) {
1330 if (memcmp(&dest->blend_constants, &src->blend_constants,
1331 sizeof(src->blend_constants))) {
1332 typed_memcpy(dest->blend_constants, src->blend_constants, 4);
1333 dest_mask |= TU_DYNAMIC_BLEND_CONSTANTS;
1334 }
1335 }
1336
1337 if (copy_mask & TU_DYNAMIC_DEPTH_BOUNDS) {
1338 if (memcmp(&dest->depth_bounds, &src->depth_bounds,
1339 sizeof(src->depth_bounds))) {
1340 dest->depth_bounds = src->depth_bounds;
1341 dest_mask |= TU_DYNAMIC_DEPTH_BOUNDS;
1342 }
1343 }
1344
1345 if (copy_mask & TU_DYNAMIC_STENCIL_COMPARE_MASK) {
1346 if (memcmp(&dest->stencil_compare_mask, &src->stencil_compare_mask,
1347 sizeof(src->stencil_compare_mask))) {
1348 dest->stencil_compare_mask = src->stencil_compare_mask;
1349 dest_mask |= TU_DYNAMIC_STENCIL_COMPARE_MASK;
1350 }
1351 }
1352
1353 if (copy_mask & TU_DYNAMIC_STENCIL_WRITE_MASK) {
1354 if (memcmp(&dest->stencil_write_mask, &src->stencil_write_mask,
1355 sizeof(src->stencil_write_mask))) {
1356 dest->stencil_write_mask = src->stencil_write_mask;
1357 dest_mask |= TU_DYNAMIC_STENCIL_WRITE_MASK;
1358 }
1359 }
1360
1361 if (copy_mask & TU_DYNAMIC_STENCIL_REFERENCE) {
1362 if (memcmp(&dest->stencil_reference, &src->stencil_reference,
1363 sizeof(src->stencil_reference))) {
1364 dest->stencil_reference = src->stencil_reference;
1365 dest_mask |= TU_DYNAMIC_STENCIL_REFERENCE;
1366 }
1367 }
1368
1369 if (copy_mask & TU_DYNAMIC_DISCARD_RECTANGLE) {
1370 if (memcmp(&dest->discard_rectangle.rectangles,
1371 &src->discard_rectangle.rectangles,
1372 src->discard_rectangle.count * sizeof(VkRect2D))) {
1373 typed_memcpy(dest->discard_rectangle.rectangles,
1374 src->discard_rectangle.rectangles,
1375 src->discard_rectangle.count);
1376 dest_mask |= TU_DYNAMIC_DISCARD_RECTANGLE;
1377 }
1378 }
1379 }
1380
1381 static VkResult
1382 tu_create_cmd_buffer(struct tu_device *device,
1383 struct tu_cmd_pool *pool,
1384 VkCommandBufferLevel level,
1385 VkCommandBuffer *pCommandBuffer)
1386 {
1387 struct tu_cmd_buffer *cmd_buffer;
1388 cmd_buffer = vk_zalloc(&pool->alloc, sizeof(*cmd_buffer), 8,
1389 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT);
1390 if (cmd_buffer == NULL)
1391 return vk_error(device->instance, VK_ERROR_OUT_OF_HOST_MEMORY);
1392
1393 cmd_buffer->_loader_data.loaderMagic = ICD_LOADER_MAGIC;
1394 cmd_buffer->device = device;
1395 cmd_buffer->pool = pool;
1396 cmd_buffer->level = level;
1397
1398 if (pool) {
1399 list_addtail(&cmd_buffer->pool_link, &pool->cmd_buffers);
1400 cmd_buffer->queue_family_index = pool->queue_family_index;
1401
1402 } else {
1403 /* Init the pool_link so we can safely call list_del when we destroy
1404 * the command buffer
1405 */
1406 list_inithead(&cmd_buffer->pool_link);
1407 cmd_buffer->queue_family_index = TU_QUEUE_GENERAL;
1408 }
1409
1410 tu_bo_list_init(&cmd_buffer->bo_list);
1411 tu_cs_init(&cmd_buffer->cs, TU_CS_MODE_GROW, 4096);
1412 tu_cs_init(&cmd_buffer->draw_cs, TU_CS_MODE_GROW, 4096);
1413 tu_cs_init(&cmd_buffer->draw_state, TU_CS_MODE_SUB_STREAM, 2048);
1414 tu_cs_init(&cmd_buffer->tile_cs, TU_CS_MODE_SUB_STREAM, 1024);
1415
1416 *pCommandBuffer = tu_cmd_buffer_to_handle(cmd_buffer);
1417
1418 list_inithead(&cmd_buffer->upload.list);
1419
1420 cmd_buffer->marker_reg = REG_A6XX_CP_SCRATCH_REG(
1421 cmd_buffer->level == VK_COMMAND_BUFFER_LEVEL_PRIMARY ? 7 : 6);
1422
1423 VkResult result = tu_bo_init_new(device, &cmd_buffer->scratch_bo, 0x1000);
1424 if (result != VK_SUCCESS)
1425 return result;
1426
1427 return VK_SUCCESS;
1428 }
1429
1430 static void
1431 tu_cmd_buffer_destroy(struct tu_cmd_buffer *cmd_buffer)
1432 {
1433 tu_bo_finish(cmd_buffer->device, &cmd_buffer->scratch_bo);
1434
1435 list_del(&cmd_buffer->pool_link);
1436
1437 for (unsigned i = 0; i < VK_PIPELINE_BIND_POINT_RANGE_SIZE; i++)
1438 free(cmd_buffer->descriptors[i].push_set.set.mapped_ptr);
1439
1440 tu_cs_finish(cmd_buffer->device, &cmd_buffer->cs);
1441 tu_cs_finish(cmd_buffer->device, &cmd_buffer->draw_cs);
1442 tu_cs_finish(cmd_buffer->device, &cmd_buffer->draw_state);
1443 tu_cs_finish(cmd_buffer->device, &cmd_buffer->tile_cs);
1444
1445 tu_bo_list_destroy(&cmd_buffer->bo_list);
1446 vk_free(&cmd_buffer->pool->alloc, cmd_buffer);
1447 }
1448
1449 static VkResult
1450 tu_reset_cmd_buffer(struct tu_cmd_buffer *cmd_buffer)
1451 {
1452 cmd_buffer->wait_for_idle = true;
1453
1454 cmd_buffer->record_result = VK_SUCCESS;
1455
1456 tu_bo_list_reset(&cmd_buffer->bo_list);
1457 tu_cs_reset(cmd_buffer->device, &cmd_buffer->cs);
1458 tu_cs_reset(cmd_buffer->device, &cmd_buffer->draw_cs);
1459 tu_cs_reset(cmd_buffer->device, &cmd_buffer->draw_state);
1460 tu_cs_reset(cmd_buffer->device, &cmd_buffer->tile_cs);
1461
1462 for (unsigned i = 0; i < VK_PIPELINE_BIND_POINT_RANGE_SIZE; i++) {
1463 cmd_buffer->descriptors[i].dirty = 0;
1464 cmd_buffer->descriptors[i].valid = 0;
1465 cmd_buffer->descriptors[i].push_dirty = false;
1466 }
1467
1468 cmd_buffer->status = TU_CMD_BUFFER_STATUS_INITIAL;
1469
1470 return cmd_buffer->record_result;
1471 }
1472
1473 static VkResult
1474 tu_cmd_state_setup_attachments(struct tu_cmd_buffer *cmd_buffer,
1475 const VkRenderPassBeginInfo *info)
1476 {
1477 struct tu_cmd_state *state = &cmd_buffer->state;
1478 const struct tu_framebuffer *fb = state->framebuffer;
1479 const struct tu_render_pass *pass = state->pass;
1480
1481 for (uint32_t i = 0; i < fb->attachment_count; ++i) {
1482 const struct tu_image_view *iview = fb->attachments[i].attachment;
1483 tu_bo_list_add(&cmd_buffer->bo_list, iview->image->bo,
1484 MSM_SUBMIT_BO_READ | MSM_SUBMIT_BO_WRITE);
1485 }
1486
1487 if (pass->attachment_count == 0) {
1488 state->attachments = NULL;
1489 return VK_SUCCESS;
1490 }
1491
1492 state->attachments =
1493 vk_alloc(&cmd_buffer->pool->alloc,
1494 pass->attachment_count * sizeof(state->attachments[0]), 8,
1495 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT);
1496 if (state->attachments == NULL) {
1497 cmd_buffer->record_result = VK_ERROR_OUT_OF_HOST_MEMORY;
1498 return cmd_buffer->record_result;
1499 }
1500
1501 for (uint32_t i = 0; i < pass->attachment_count; ++i) {
1502 const struct tu_render_pass_attachment *att = &pass->attachments[i];
1503 VkImageAspectFlags att_aspects = vk_format_aspects(att->format);
1504 VkImageAspectFlags clear_aspects = 0;
1505
1506 if (att_aspects == VK_IMAGE_ASPECT_COLOR_BIT) {
1507 /* color attachment */
1508 if (att->load_op == VK_ATTACHMENT_LOAD_OP_CLEAR) {
1509 clear_aspects |= VK_IMAGE_ASPECT_COLOR_BIT;
1510 }
1511 } else {
1512 /* depthstencil attachment */
1513 if ((att_aspects & VK_IMAGE_ASPECT_DEPTH_BIT) &&
1514 att->load_op == VK_ATTACHMENT_LOAD_OP_CLEAR) {
1515 clear_aspects |= VK_IMAGE_ASPECT_DEPTH_BIT;
1516 if ((att_aspects & VK_IMAGE_ASPECT_STENCIL_BIT) &&
1517 att->stencil_load_op == VK_ATTACHMENT_LOAD_OP_DONT_CARE)
1518 clear_aspects |= VK_IMAGE_ASPECT_STENCIL_BIT;
1519 }
1520 if ((att_aspects & VK_IMAGE_ASPECT_STENCIL_BIT) &&
1521 att->stencil_load_op == VK_ATTACHMENT_LOAD_OP_CLEAR) {
1522 clear_aspects |= VK_IMAGE_ASPECT_STENCIL_BIT;
1523 }
1524 }
1525
1526 state->attachments[i].pending_clear_aspects = clear_aspects;
1527 state->attachments[i].cleared_views = 0;
1528 if (clear_aspects && info) {
1529 assert(info->clearValueCount > i);
1530 state->attachments[i].clear_value = info->pClearValues[i];
1531 }
1532
1533 state->attachments[i].current_layout = att->initial_layout;
1534 }
1535
1536 return VK_SUCCESS;
1537 }
1538
1539 VkResult
1540 tu_AllocateCommandBuffers(VkDevice _device,
1541 const VkCommandBufferAllocateInfo *pAllocateInfo,
1542 VkCommandBuffer *pCommandBuffers)
1543 {
1544 TU_FROM_HANDLE(tu_device, device, _device);
1545 TU_FROM_HANDLE(tu_cmd_pool, pool, pAllocateInfo->commandPool);
1546
1547 VkResult result = VK_SUCCESS;
1548 uint32_t i;
1549
1550 for (i = 0; i < pAllocateInfo->commandBufferCount; i++) {
1551
1552 if (!list_is_empty(&pool->free_cmd_buffers)) {
1553 struct tu_cmd_buffer *cmd_buffer = list_first_entry(
1554 &pool->free_cmd_buffers, struct tu_cmd_buffer, pool_link);
1555
1556 list_del(&cmd_buffer->pool_link);
1557 list_addtail(&cmd_buffer->pool_link, &pool->cmd_buffers);
1558
1559 result = tu_reset_cmd_buffer(cmd_buffer);
1560 cmd_buffer->_loader_data.loaderMagic = ICD_LOADER_MAGIC;
1561 cmd_buffer->level = pAllocateInfo->level;
1562
1563 pCommandBuffers[i] = tu_cmd_buffer_to_handle(cmd_buffer);
1564 } else {
1565 result = tu_create_cmd_buffer(device, pool, pAllocateInfo->level,
1566 &pCommandBuffers[i]);
1567 }
1568 if (result != VK_SUCCESS)
1569 break;
1570 }
1571
1572 if (result != VK_SUCCESS) {
1573 tu_FreeCommandBuffers(_device, pAllocateInfo->commandPool, i,
1574 pCommandBuffers);
1575
1576 /* From the Vulkan 1.0.66 spec:
1577 *
1578 * "vkAllocateCommandBuffers can be used to create multiple
1579 * command buffers. If the creation of any of those command
1580 * buffers fails, the implementation must destroy all
1581 * successfully created command buffer objects from this
1582 * command, set all entries of the pCommandBuffers array to
1583 * NULL and return the error."
1584 */
1585 memset(pCommandBuffers, 0,
1586 sizeof(*pCommandBuffers) * pAllocateInfo->commandBufferCount);
1587 }
1588
1589 return result;
1590 }
1591
1592 void
1593 tu_FreeCommandBuffers(VkDevice device,
1594 VkCommandPool commandPool,
1595 uint32_t commandBufferCount,
1596 const VkCommandBuffer *pCommandBuffers)
1597 {
1598 for (uint32_t i = 0; i < commandBufferCount; i++) {
1599 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, pCommandBuffers[i]);
1600
1601 if (cmd_buffer) {
1602 if (cmd_buffer->pool) {
1603 list_del(&cmd_buffer->pool_link);
1604 list_addtail(&cmd_buffer->pool_link,
1605 &cmd_buffer->pool->free_cmd_buffers);
1606 } else
1607 tu_cmd_buffer_destroy(cmd_buffer);
1608 }
1609 }
1610 }
1611
1612 VkResult
1613 tu_ResetCommandBuffer(VkCommandBuffer commandBuffer,
1614 VkCommandBufferResetFlags flags)
1615 {
1616 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
1617 return tu_reset_cmd_buffer(cmd_buffer);
1618 }
1619
1620 VkResult
1621 tu_BeginCommandBuffer(VkCommandBuffer commandBuffer,
1622 const VkCommandBufferBeginInfo *pBeginInfo)
1623 {
1624 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
1625 VkResult result = VK_SUCCESS;
1626
1627 if (cmd_buffer->status != TU_CMD_BUFFER_STATUS_INITIAL) {
1628 /* If the command buffer has already been resetted with
1629 * vkResetCommandBuffer, no need to do it again.
1630 */
1631 result = tu_reset_cmd_buffer(cmd_buffer);
1632 if (result != VK_SUCCESS)
1633 return result;
1634 }
1635
1636 memset(&cmd_buffer->state, 0, sizeof(cmd_buffer->state));
1637 cmd_buffer->usage_flags = pBeginInfo->flags;
1638
1639 tu_cs_begin(&cmd_buffer->cs);
1640 tu_cs_begin(&cmd_buffer->draw_cs);
1641
1642 cmd_buffer->marker_seqno = 0;
1643 cmd_buffer->scratch_seqno = 0;
1644
1645 /* setup initial configuration into command buffer */
1646 if (cmd_buffer->level == VK_COMMAND_BUFFER_LEVEL_PRIMARY) {
1647 switch (cmd_buffer->queue_family_index) {
1648 case TU_QUEUE_GENERAL:
1649 tu6_init_hw(cmd_buffer, &cmd_buffer->cs);
1650 break;
1651 default:
1652 break;
1653 }
1654 }
1655
1656 cmd_buffer->status = TU_CMD_BUFFER_STATUS_RECORDING;
1657
1658 return VK_SUCCESS;
1659 }
1660
1661 void
1662 tu_CmdBindVertexBuffers(VkCommandBuffer commandBuffer,
1663 uint32_t firstBinding,
1664 uint32_t bindingCount,
1665 const VkBuffer *pBuffers,
1666 const VkDeviceSize *pOffsets)
1667 {
1668 TU_FROM_HANDLE(tu_cmd_buffer, cmd, commandBuffer);
1669
1670 assert(firstBinding + bindingCount <= MAX_VBS);
1671
1672 for (uint32_t i = 0; i < bindingCount; i++) {
1673 cmd->state.vb.buffers[firstBinding + i] =
1674 tu_buffer_from_handle(pBuffers[i]);
1675 cmd->state.vb.offsets[firstBinding + i] = pOffsets[i];
1676 }
1677
1678 /* VB states depend on VkPipelineVertexInputStateCreateInfo */
1679 cmd->state.dirty |= TU_CMD_DIRTY_VERTEX_BUFFERS;
1680 }
1681
1682 void
1683 tu_CmdBindIndexBuffer(VkCommandBuffer commandBuffer,
1684 VkBuffer buffer,
1685 VkDeviceSize offset,
1686 VkIndexType indexType)
1687 {
1688 TU_FROM_HANDLE(tu_cmd_buffer, cmd, commandBuffer);
1689 TU_FROM_HANDLE(tu_buffer, buf, buffer);
1690
1691 /* initialize/update the restart index */
1692 if (!cmd->state.index_buffer || cmd->state.index_type != indexType) {
1693 struct tu_cs *draw_cs = &cmd->draw_cs;
1694 VkResult result = tu_cs_reserve_space(cmd->device, draw_cs, 2);
1695 if (result != VK_SUCCESS) {
1696 cmd->record_result = result;
1697 return;
1698 }
1699
1700 tu6_emit_restart_index(
1701 draw_cs, indexType == VK_INDEX_TYPE_UINT32 ? 0xffffffff : 0xffff);
1702
1703 tu_cs_sanity_check(draw_cs);
1704 }
1705
1706 /* track the BO */
1707 if (cmd->state.index_buffer != buf)
1708 tu_bo_list_add(&cmd->bo_list, buf->bo, MSM_SUBMIT_BO_READ);
1709
1710 cmd->state.index_buffer = buf;
1711 cmd->state.index_offset = offset;
1712 cmd->state.index_type = indexType;
1713 }
1714
1715 void
1716 tu_CmdBindDescriptorSets(VkCommandBuffer commandBuffer,
1717 VkPipelineBindPoint pipelineBindPoint,
1718 VkPipelineLayout _layout,
1719 uint32_t firstSet,
1720 uint32_t descriptorSetCount,
1721 const VkDescriptorSet *pDescriptorSets,
1722 uint32_t dynamicOffsetCount,
1723 const uint32_t *pDynamicOffsets)
1724 {
1725 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
1726 TU_FROM_HANDLE(tu_pipeline_layout, layout, _layout);
1727 unsigned dyn_idx = 0;
1728
1729 struct tu_descriptor_state *descriptors_state =
1730 tu_get_descriptors_state(cmd_buffer, pipelineBindPoint);
1731
1732 for (unsigned i = 0; i < descriptorSetCount; ++i) {
1733 unsigned idx = i + firstSet;
1734 TU_FROM_HANDLE(tu_descriptor_set, set, pDescriptorSets[i]);
1735
1736 descriptors_state->sets[idx] = set;
1737 descriptors_state->valid |= (1u << idx);
1738
1739 for(unsigned j = 0; j < set->layout->dynamic_offset_count; ++j, ++dyn_idx) {
1740 unsigned idx = j + layout->set[i + firstSet].dynamic_offset_start;
1741 assert(dyn_idx < dynamicOffsetCount);
1742
1743 descriptors_state->dynamic_buffers[idx] =
1744 set->dynamic_descriptors[j].va + pDynamicOffsets[dyn_idx];
1745 }
1746 }
1747
1748 cmd_buffer->state.dirty |= TU_CMD_DIRTY_DESCRIPTOR_SETS;
1749 }
1750
1751 void
1752 tu_CmdPushConstants(VkCommandBuffer commandBuffer,
1753 VkPipelineLayout layout,
1754 VkShaderStageFlags stageFlags,
1755 uint32_t offset,
1756 uint32_t size,
1757 const void *pValues)
1758 {
1759 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
1760 memcpy((void*) cmd_buffer->push_constants + offset, pValues, size);
1761 }
1762
1763 VkResult
1764 tu_EndCommandBuffer(VkCommandBuffer commandBuffer)
1765 {
1766 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
1767
1768 if (cmd_buffer->scratch_seqno) {
1769 tu_bo_list_add(&cmd_buffer->bo_list, &cmd_buffer->scratch_bo,
1770 MSM_SUBMIT_BO_WRITE);
1771 }
1772
1773 for (uint32_t i = 0; i < cmd_buffer->draw_cs.bo_count; i++) {
1774 tu_bo_list_add(&cmd_buffer->bo_list, cmd_buffer->draw_cs.bos[i],
1775 MSM_SUBMIT_BO_READ | MSM_SUBMIT_BO_DUMP);
1776 }
1777
1778 for (uint32_t i = 0; i < cmd_buffer->draw_state.bo_count; i++) {
1779 tu_bo_list_add(&cmd_buffer->bo_list, cmd_buffer->draw_state.bos[i],
1780 MSM_SUBMIT_BO_READ | MSM_SUBMIT_BO_DUMP);
1781 }
1782
1783 for (uint32_t i = 0; i < cmd_buffer->tile_cs.bo_count; i++) {
1784 tu_bo_list_add(&cmd_buffer->bo_list, cmd_buffer->tile_cs.bos[i],
1785 MSM_SUBMIT_BO_READ | MSM_SUBMIT_BO_DUMP);
1786 }
1787
1788 tu_cs_end(&cmd_buffer->cs);
1789 tu_cs_end(&cmd_buffer->draw_cs);
1790
1791 assert(!cmd_buffer->state.attachments);
1792
1793 cmd_buffer->status = TU_CMD_BUFFER_STATUS_EXECUTABLE;
1794
1795 return cmd_buffer->record_result;
1796 }
1797
1798 void
1799 tu_CmdBindPipeline(VkCommandBuffer commandBuffer,
1800 VkPipelineBindPoint pipelineBindPoint,
1801 VkPipeline _pipeline)
1802 {
1803 TU_FROM_HANDLE(tu_cmd_buffer, cmd, commandBuffer);
1804 TU_FROM_HANDLE(tu_pipeline, pipeline, _pipeline);
1805
1806 switch (pipelineBindPoint) {
1807 case VK_PIPELINE_BIND_POINT_GRAPHICS:
1808 cmd->state.pipeline = pipeline;
1809 cmd->state.dirty |= TU_CMD_DIRTY_PIPELINE;
1810 break;
1811 case VK_PIPELINE_BIND_POINT_COMPUTE:
1812 tu_finishme("binding compute pipeline");
1813 break;
1814 default:
1815 unreachable("unrecognized pipeline bind point");
1816 break;
1817 }
1818 }
1819
1820 void
1821 tu_CmdSetViewport(VkCommandBuffer commandBuffer,
1822 uint32_t firstViewport,
1823 uint32_t viewportCount,
1824 const VkViewport *pViewports)
1825 {
1826 TU_FROM_HANDLE(tu_cmd_buffer, cmd, commandBuffer);
1827 struct tu_cs *draw_cs = &cmd->draw_cs;
1828
1829 VkResult result = tu_cs_reserve_space(cmd->device, draw_cs, 12);
1830 if (result != VK_SUCCESS) {
1831 cmd->record_result = result;
1832 return;
1833 }
1834
1835 assert(firstViewport == 0 && viewportCount == 1);
1836 tu6_emit_viewport(draw_cs, pViewports);
1837
1838 tu_cs_sanity_check(draw_cs);
1839 }
1840
1841 void
1842 tu_CmdSetScissor(VkCommandBuffer commandBuffer,
1843 uint32_t firstScissor,
1844 uint32_t scissorCount,
1845 const VkRect2D *pScissors)
1846 {
1847 TU_FROM_HANDLE(tu_cmd_buffer, cmd, commandBuffer);
1848 struct tu_cs *draw_cs = &cmd->draw_cs;
1849
1850 VkResult result = tu_cs_reserve_space(cmd->device, draw_cs, 3);
1851 if (result != VK_SUCCESS) {
1852 cmd->record_result = result;
1853 return;
1854 }
1855
1856 assert(firstScissor == 0 && scissorCount == 1);
1857 tu6_emit_scissor(draw_cs, pScissors);
1858
1859 tu_cs_sanity_check(draw_cs);
1860 }
1861
1862 void
1863 tu_CmdSetLineWidth(VkCommandBuffer commandBuffer, float lineWidth)
1864 {
1865 TU_FROM_HANDLE(tu_cmd_buffer, cmd, commandBuffer);
1866
1867 cmd->state.dynamic.line_width = lineWidth;
1868
1869 /* line width depends on VkPipelineRasterizationStateCreateInfo */
1870 cmd->state.dirty |= TU_CMD_DIRTY_DYNAMIC_LINE_WIDTH;
1871 }
1872
1873 void
1874 tu_CmdSetDepthBias(VkCommandBuffer commandBuffer,
1875 float depthBiasConstantFactor,
1876 float depthBiasClamp,
1877 float depthBiasSlopeFactor)
1878 {
1879 TU_FROM_HANDLE(tu_cmd_buffer, cmd, commandBuffer);
1880 struct tu_cs *draw_cs = &cmd->draw_cs;
1881
1882 VkResult result = tu_cs_reserve_space(cmd->device, draw_cs, 4);
1883 if (result != VK_SUCCESS) {
1884 cmd->record_result = result;
1885 return;
1886 }
1887
1888 tu6_emit_depth_bias(draw_cs, depthBiasConstantFactor, depthBiasClamp,
1889 depthBiasSlopeFactor);
1890
1891 tu_cs_sanity_check(draw_cs);
1892 }
1893
1894 void
1895 tu_CmdSetBlendConstants(VkCommandBuffer commandBuffer,
1896 const float blendConstants[4])
1897 {
1898 TU_FROM_HANDLE(tu_cmd_buffer, cmd, commandBuffer);
1899 struct tu_cs *draw_cs = &cmd->draw_cs;
1900
1901 VkResult result = tu_cs_reserve_space(cmd->device, draw_cs, 5);
1902 if (result != VK_SUCCESS) {
1903 cmd->record_result = result;
1904 return;
1905 }
1906
1907 tu6_emit_blend_constants(draw_cs, blendConstants);
1908
1909 tu_cs_sanity_check(draw_cs);
1910 }
1911
1912 void
1913 tu_CmdSetDepthBounds(VkCommandBuffer commandBuffer,
1914 float minDepthBounds,
1915 float maxDepthBounds)
1916 {
1917 }
1918
1919 void
1920 tu_CmdSetStencilCompareMask(VkCommandBuffer commandBuffer,
1921 VkStencilFaceFlags faceMask,
1922 uint32_t compareMask)
1923 {
1924 TU_FROM_HANDLE(tu_cmd_buffer, cmd, commandBuffer);
1925
1926 if (faceMask & VK_STENCIL_FACE_FRONT_BIT)
1927 cmd->state.dynamic.stencil_compare_mask.front = compareMask;
1928 if (faceMask & VK_STENCIL_FACE_BACK_BIT)
1929 cmd->state.dynamic.stencil_compare_mask.back = compareMask;
1930
1931 /* the front/back compare masks must be updated together */
1932 cmd->state.dirty |= TU_CMD_DIRTY_DYNAMIC_STENCIL_COMPARE_MASK;
1933 }
1934
1935 void
1936 tu_CmdSetStencilWriteMask(VkCommandBuffer commandBuffer,
1937 VkStencilFaceFlags faceMask,
1938 uint32_t writeMask)
1939 {
1940 TU_FROM_HANDLE(tu_cmd_buffer, cmd, commandBuffer);
1941
1942 if (faceMask & VK_STENCIL_FACE_FRONT_BIT)
1943 cmd->state.dynamic.stencil_write_mask.front = writeMask;
1944 if (faceMask & VK_STENCIL_FACE_BACK_BIT)
1945 cmd->state.dynamic.stencil_write_mask.back = writeMask;
1946
1947 /* the front/back write masks must be updated together */
1948 cmd->state.dirty |= TU_CMD_DIRTY_DYNAMIC_STENCIL_WRITE_MASK;
1949 }
1950
1951 void
1952 tu_CmdSetStencilReference(VkCommandBuffer commandBuffer,
1953 VkStencilFaceFlags faceMask,
1954 uint32_t reference)
1955 {
1956 TU_FROM_HANDLE(tu_cmd_buffer, cmd, commandBuffer);
1957
1958 if (faceMask & VK_STENCIL_FACE_FRONT_BIT)
1959 cmd->state.dynamic.stencil_reference.front = reference;
1960 if (faceMask & VK_STENCIL_FACE_BACK_BIT)
1961 cmd->state.dynamic.stencil_reference.back = reference;
1962
1963 /* the front/back references must be updated together */
1964 cmd->state.dirty |= TU_CMD_DIRTY_DYNAMIC_STENCIL_REFERENCE;
1965 }
1966
1967 void
1968 tu_CmdExecuteCommands(VkCommandBuffer commandBuffer,
1969 uint32_t commandBufferCount,
1970 const VkCommandBuffer *pCmdBuffers)
1971 {
1972 }
1973
1974 VkResult
1975 tu_CreateCommandPool(VkDevice _device,
1976 const VkCommandPoolCreateInfo *pCreateInfo,
1977 const VkAllocationCallbacks *pAllocator,
1978 VkCommandPool *pCmdPool)
1979 {
1980 TU_FROM_HANDLE(tu_device, device, _device);
1981 struct tu_cmd_pool *pool;
1982
1983 pool = vk_alloc2(&device->alloc, pAllocator, sizeof(*pool), 8,
1984 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT);
1985 if (pool == NULL)
1986 return vk_error(device->instance, VK_ERROR_OUT_OF_HOST_MEMORY);
1987
1988 if (pAllocator)
1989 pool->alloc = *pAllocator;
1990 else
1991 pool->alloc = device->alloc;
1992
1993 list_inithead(&pool->cmd_buffers);
1994 list_inithead(&pool->free_cmd_buffers);
1995
1996 pool->queue_family_index = pCreateInfo->queueFamilyIndex;
1997
1998 *pCmdPool = tu_cmd_pool_to_handle(pool);
1999
2000 return VK_SUCCESS;
2001 }
2002
2003 void
2004 tu_DestroyCommandPool(VkDevice _device,
2005 VkCommandPool commandPool,
2006 const VkAllocationCallbacks *pAllocator)
2007 {
2008 TU_FROM_HANDLE(tu_device, device, _device);
2009 TU_FROM_HANDLE(tu_cmd_pool, pool, commandPool);
2010
2011 if (!pool)
2012 return;
2013
2014 list_for_each_entry_safe(struct tu_cmd_buffer, cmd_buffer,
2015 &pool->cmd_buffers, pool_link)
2016 {
2017 tu_cmd_buffer_destroy(cmd_buffer);
2018 }
2019
2020 list_for_each_entry_safe(struct tu_cmd_buffer, cmd_buffer,
2021 &pool->free_cmd_buffers, pool_link)
2022 {
2023 tu_cmd_buffer_destroy(cmd_buffer);
2024 }
2025
2026 vk_free2(&device->alloc, pAllocator, pool);
2027 }
2028
2029 VkResult
2030 tu_ResetCommandPool(VkDevice device,
2031 VkCommandPool commandPool,
2032 VkCommandPoolResetFlags flags)
2033 {
2034 TU_FROM_HANDLE(tu_cmd_pool, pool, commandPool);
2035 VkResult result;
2036
2037 list_for_each_entry(struct tu_cmd_buffer, cmd_buffer, &pool->cmd_buffers,
2038 pool_link)
2039 {
2040 result = tu_reset_cmd_buffer(cmd_buffer);
2041 if (result != VK_SUCCESS)
2042 return result;
2043 }
2044
2045 return VK_SUCCESS;
2046 }
2047
2048 void
2049 tu_TrimCommandPool(VkDevice device,
2050 VkCommandPool commandPool,
2051 VkCommandPoolTrimFlags flags)
2052 {
2053 TU_FROM_HANDLE(tu_cmd_pool, pool, commandPool);
2054
2055 if (!pool)
2056 return;
2057
2058 list_for_each_entry_safe(struct tu_cmd_buffer, cmd_buffer,
2059 &pool->free_cmd_buffers, pool_link)
2060 {
2061 tu_cmd_buffer_destroy(cmd_buffer);
2062 }
2063 }
2064
2065 void
2066 tu_CmdBeginRenderPass(VkCommandBuffer commandBuffer,
2067 const VkRenderPassBeginInfo *pRenderPassBegin,
2068 VkSubpassContents contents)
2069 {
2070 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
2071 TU_FROM_HANDLE(tu_render_pass, pass, pRenderPassBegin->renderPass);
2072 TU_FROM_HANDLE(tu_framebuffer, framebuffer, pRenderPassBegin->framebuffer);
2073 VkResult result;
2074
2075 cmd_buffer->state.pass = pass;
2076 cmd_buffer->state.subpass = pass->subpasses;
2077 cmd_buffer->state.framebuffer = framebuffer;
2078
2079 result = tu_cmd_state_setup_attachments(cmd_buffer, pRenderPassBegin);
2080 if (result != VK_SUCCESS)
2081 return;
2082
2083 tu_cmd_update_tiling_config(cmd_buffer, &pRenderPassBegin->renderArea);
2084 tu_cmd_prepare_tile_load_ib(cmd_buffer);
2085 tu_cmd_prepare_tile_store_ib(cmd_buffer);
2086 }
2087
2088 void
2089 tu_CmdBeginRenderPass2KHR(VkCommandBuffer commandBuffer,
2090 const VkRenderPassBeginInfo *pRenderPassBeginInfo,
2091 const VkSubpassBeginInfoKHR *pSubpassBeginInfo)
2092 {
2093 tu_CmdBeginRenderPass(commandBuffer, pRenderPassBeginInfo,
2094 pSubpassBeginInfo->contents);
2095 }
2096
2097 void
2098 tu_CmdNextSubpass(VkCommandBuffer commandBuffer, VkSubpassContents contents)
2099 {
2100 TU_FROM_HANDLE(tu_cmd_buffer, cmd, commandBuffer);
2101
2102 tu_cmd_render_tiles(cmd);
2103
2104 cmd->state.subpass++;
2105
2106 tu_cmd_update_tiling_config(cmd, NULL);
2107 tu_cmd_prepare_tile_load_ib(cmd);
2108 tu_cmd_prepare_tile_store_ib(cmd);
2109 }
2110
2111 void
2112 tu_CmdNextSubpass2KHR(VkCommandBuffer commandBuffer,
2113 const VkSubpassBeginInfoKHR *pSubpassBeginInfo,
2114 const VkSubpassEndInfoKHR *pSubpassEndInfo)
2115 {
2116 tu_CmdNextSubpass(commandBuffer, pSubpassBeginInfo->contents);
2117 }
2118
2119 struct tu_draw_info
2120 {
2121 /**
2122 * Number of vertices.
2123 */
2124 uint32_t count;
2125
2126 /**
2127 * Index of the first vertex.
2128 */
2129 int32_t vertex_offset;
2130
2131 /**
2132 * First instance id.
2133 */
2134 uint32_t first_instance;
2135
2136 /**
2137 * Number of instances.
2138 */
2139 uint32_t instance_count;
2140
2141 /**
2142 * First index (indexed draws only).
2143 */
2144 uint32_t first_index;
2145
2146 /**
2147 * Whether it's an indexed draw.
2148 */
2149 bool indexed;
2150
2151 /**
2152 * Indirect draw parameters resource.
2153 */
2154 struct tu_buffer *indirect;
2155 uint64_t indirect_offset;
2156 uint32_t stride;
2157
2158 /**
2159 * Draw count parameters resource.
2160 */
2161 struct tu_buffer *count_buffer;
2162 uint64_t count_buffer_offset;
2163 };
2164
2165 enum tu_draw_state_group_id
2166 {
2167 TU_DRAW_STATE_PROGRAM,
2168 TU_DRAW_STATE_PROGRAM_BINNING,
2169 TU_DRAW_STATE_VI,
2170 TU_DRAW_STATE_VI_BINNING,
2171 TU_DRAW_STATE_VP,
2172 TU_DRAW_STATE_RAST,
2173 TU_DRAW_STATE_DS,
2174 TU_DRAW_STATE_BLEND,
2175 TU_DRAW_STATE_VS_CONST,
2176 TU_DRAW_STATE_FS_CONST,
2177 TU_DRAW_STATE_VS_TEX,
2178 TU_DRAW_STATE_FS_TEX,
2179 TU_DRAW_STATE_FS_IBO,
2180
2181 TU_DRAW_STATE_COUNT,
2182 };
2183
2184 struct tu_draw_state_group
2185 {
2186 enum tu_draw_state_group_id id;
2187 uint32_t enable_mask;
2188 struct tu_cs_entry ib;
2189 };
2190
2191 static struct tu_sampler*
2192 sampler_ptr(struct tu_descriptor_state *descriptors_state,
2193 const struct tu_descriptor_map *map, unsigned i)
2194 {
2195 assert(descriptors_state->valid & (1 << map->set[i]));
2196
2197 struct tu_descriptor_set *set = descriptors_state->sets[map->set[i]];
2198 assert(map->binding[i] < set->layout->binding_count);
2199
2200 const struct tu_descriptor_set_binding_layout *layout =
2201 &set->layout->binding[map->binding[i]];
2202
2203 switch (layout->type) {
2204 case VK_DESCRIPTOR_TYPE_SAMPLER:
2205 return (struct tu_sampler*) &set->mapped_ptr[layout->offset / 4];
2206 case VK_DESCRIPTOR_TYPE_COMBINED_IMAGE_SAMPLER:
2207 return (struct tu_sampler*) &set->mapped_ptr[layout->offset / 4 + A6XX_TEX_CONST_DWORDS];
2208 default:
2209 unreachable("unimplemented descriptor type");
2210 break;
2211 }
2212 }
2213
2214 static uint32_t*
2215 texture_ptr(struct tu_descriptor_state *descriptors_state,
2216 const struct tu_descriptor_map *map, unsigned i)
2217 {
2218 assert(descriptors_state->valid & (1 << map->set[i]));
2219
2220 struct tu_descriptor_set *set = descriptors_state->sets[map->set[i]];
2221 assert(map->binding[i] < set->layout->binding_count);
2222
2223 const struct tu_descriptor_set_binding_layout *layout =
2224 &set->layout->binding[map->binding[i]];
2225
2226 switch (layout->type) {
2227 case VK_DESCRIPTOR_TYPE_SAMPLED_IMAGE:
2228 case VK_DESCRIPTOR_TYPE_COMBINED_IMAGE_SAMPLER:
2229 return &set->mapped_ptr[layout->offset / 4];
2230 case VK_DESCRIPTOR_TYPE_UNIFORM_TEXEL_BUFFER:
2231 case VK_DESCRIPTOR_TYPE_STORAGE_TEXEL_BUFFER:
2232 return &set->mapped_ptr[layout->offset / 4];
2233 default:
2234 unreachable("unimplemented descriptor type");
2235 break;
2236 }
2237 }
2238
2239 static uint64_t
2240 buffer_ptr(struct tu_descriptor_state *descriptors_state,
2241 const struct tu_descriptor_map *map,
2242 unsigned i)
2243 {
2244 assert(descriptors_state->valid & (1 << map->set[i]));
2245
2246 struct tu_descriptor_set *set = descriptors_state->sets[map->set[i]];
2247 assert(map->binding[i] < set->layout->binding_count);
2248
2249 const struct tu_descriptor_set_binding_layout *layout =
2250 &set->layout->binding[map->binding[i]];
2251
2252 switch (layout->type) {
2253 case VK_DESCRIPTOR_TYPE_UNIFORM_BUFFER_DYNAMIC:
2254 case VK_DESCRIPTOR_TYPE_STORAGE_BUFFER_DYNAMIC:
2255 return descriptors_state->dynamic_buffers[layout->dynamic_offset_offset];
2256 case VK_DESCRIPTOR_TYPE_UNIFORM_BUFFER:
2257 case VK_DESCRIPTOR_TYPE_STORAGE_BUFFER:
2258 return (uint64_t) set->mapped_ptr[layout->offset / 4 + 1] << 32 |
2259 set->mapped_ptr[layout->offset / 4];
2260 default:
2261 unreachable("unimplemented descriptor type");
2262 break;
2263 }
2264 }
2265
2266 static inline uint32_t
2267 tu6_stage2opcode(gl_shader_stage type)
2268 {
2269 switch (type) {
2270 case MESA_SHADER_VERTEX:
2271 case MESA_SHADER_TESS_CTRL:
2272 case MESA_SHADER_TESS_EVAL:
2273 case MESA_SHADER_GEOMETRY:
2274 return CP_LOAD_STATE6_GEOM;
2275 case MESA_SHADER_FRAGMENT:
2276 case MESA_SHADER_COMPUTE:
2277 case MESA_SHADER_KERNEL:
2278 return CP_LOAD_STATE6_FRAG;
2279 default:
2280 unreachable("bad shader type");
2281 }
2282 }
2283
2284 static inline enum a6xx_state_block
2285 tu6_stage2shadersb(gl_shader_stage type)
2286 {
2287 switch (type) {
2288 case MESA_SHADER_VERTEX:
2289 return SB6_VS_SHADER;
2290 case MESA_SHADER_FRAGMENT:
2291 return SB6_FS_SHADER;
2292 case MESA_SHADER_COMPUTE:
2293 case MESA_SHADER_KERNEL:
2294 return SB6_CS_SHADER;
2295 default:
2296 unreachable("bad shader type");
2297 return ~0;
2298 }
2299 }
2300
2301 static void
2302 tu6_emit_user_consts(struct tu_cs *cs, const struct tu_pipeline *pipeline,
2303 struct tu_descriptor_state *descriptors_state,
2304 gl_shader_stage type,
2305 uint32_t *push_constants)
2306 {
2307 const struct tu_program_descriptor_linkage *link =
2308 &pipeline->program.link[type];
2309 const struct ir3_ubo_analysis_state *state = &link->ubo_state;
2310
2311 for (uint32_t i = 0; i < ARRAY_SIZE(state->range); i++) {
2312 if (state->range[i].start < state->range[i].end) {
2313 uint32_t size = state->range[i].end - state->range[i].start;
2314 uint32_t offset = state->range[i].start;
2315
2316 /* and even if the start of the const buffer is before
2317 * first_immediate, the end may not be:
2318 */
2319 size = MIN2(size, (16 * link->constlen) - state->range[i].offset);
2320
2321 if (size == 0)
2322 continue;
2323
2324 /* things should be aligned to vec4: */
2325 debug_assert((state->range[i].offset % 16) == 0);
2326 debug_assert((size % 16) == 0);
2327 debug_assert((offset % 16) == 0);
2328
2329 if (i == 0) {
2330 /* push constants */
2331 tu_cs_emit_pkt7(cs, tu6_stage2opcode(type), 3 + (size / 4));
2332 tu_cs_emit(cs, CP_LOAD_STATE6_0_DST_OFF(state->range[i].offset / 16) |
2333 CP_LOAD_STATE6_0_STATE_TYPE(ST6_CONSTANTS) |
2334 CP_LOAD_STATE6_0_STATE_SRC(SS6_DIRECT) |
2335 CP_LOAD_STATE6_0_STATE_BLOCK(tu6_stage2shadersb(type)) |
2336 CP_LOAD_STATE6_0_NUM_UNIT(size / 16));
2337 tu_cs_emit(cs, 0);
2338 tu_cs_emit(cs, 0);
2339 for (unsigned i = 0; i < size / 4; i++)
2340 tu_cs_emit(cs, push_constants[i + offset / 4]);
2341 continue;
2342 }
2343
2344 uint64_t va = buffer_ptr(descriptors_state, &link->ubo_map, i - 1);
2345
2346 tu_cs_emit_pkt7(cs, tu6_stage2opcode(type), 3);
2347 tu_cs_emit(cs, CP_LOAD_STATE6_0_DST_OFF(state->range[i].offset / 16) |
2348 CP_LOAD_STATE6_0_STATE_TYPE(ST6_CONSTANTS) |
2349 CP_LOAD_STATE6_0_STATE_SRC(SS6_INDIRECT) |
2350 CP_LOAD_STATE6_0_STATE_BLOCK(tu6_stage2shadersb(type)) |
2351 CP_LOAD_STATE6_0_NUM_UNIT(size / 16));
2352 tu_cs_emit_qw(cs, va + offset);
2353 }
2354 }
2355 }
2356
2357 static void
2358 tu6_emit_ubos(struct tu_cs *cs, const struct tu_pipeline *pipeline,
2359 struct tu_descriptor_state *descriptors_state,
2360 gl_shader_stage type)
2361 {
2362 const struct tu_program_descriptor_linkage *link =
2363 &pipeline->program.link[type];
2364
2365 uint32_t num = MIN2(link->ubo_map.num, link->const_state.num_ubos);
2366 uint32_t anum = align(num, 2);
2367 uint32_t i;
2368
2369 if (!num)
2370 return;
2371
2372 tu_cs_emit_pkt7(cs, tu6_stage2opcode(type), 3 + (2 * anum));
2373 tu_cs_emit(cs, CP_LOAD_STATE6_0_DST_OFF(link->const_state.offsets.ubo) |
2374 CP_LOAD_STATE6_0_STATE_TYPE(ST6_CONSTANTS) |
2375 CP_LOAD_STATE6_0_STATE_SRC(SS6_DIRECT) |
2376 CP_LOAD_STATE6_0_STATE_BLOCK(tu6_stage2shadersb(type)) |
2377 CP_LOAD_STATE6_0_NUM_UNIT(anum/2));
2378 tu_cs_emit(cs, CP_LOAD_STATE6_1_EXT_SRC_ADDR(0));
2379 tu_cs_emit(cs, CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI(0));
2380
2381 for (i = 0; i < num; i++)
2382 tu_cs_emit_qw(cs, buffer_ptr(descriptors_state, &link->ubo_map, i));
2383
2384 for (; i < anum; i++) {
2385 tu_cs_emit(cs, 0xffffffff);
2386 tu_cs_emit(cs, 0xffffffff);
2387 }
2388 }
2389
2390 static struct tu_cs_entry
2391 tu6_emit_consts(struct tu_cmd_buffer *cmd,
2392 const struct tu_pipeline *pipeline,
2393 struct tu_descriptor_state *descriptors_state,
2394 gl_shader_stage type)
2395 {
2396 struct tu_cs cs;
2397 tu_cs_begin_sub_stream(cmd->device, &cmd->draw_state, 512, &cs); /* TODO: maximum size? */
2398
2399 tu6_emit_user_consts(&cs, pipeline, descriptors_state, type, cmd->push_constants);
2400 tu6_emit_ubos(&cs, pipeline, descriptors_state, type);
2401
2402 return tu_cs_end_sub_stream(&cmd->draw_state, &cs);
2403 }
2404
2405 static struct tu_cs_entry
2406 tu6_emit_textures(struct tu_device *device, struct tu_cs *draw_state,
2407 const struct tu_pipeline *pipeline,
2408 struct tu_descriptor_state *descriptors_state,
2409 gl_shader_stage type, bool *needs_border)
2410 {
2411 const struct tu_program_descriptor_linkage *link =
2412 &pipeline->program.link[type];
2413
2414 uint32_t size = link->texture_map.num * A6XX_TEX_CONST_DWORDS +
2415 link->sampler_map.num * A6XX_TEX_SAMP_DWORDS;
2416 if (!size)
2417 return (struct tu_cs_entry) {};
2418
2419 unsigned tex_samp_reg, tex_const_reg, tex_count_reg;
2420 enum a6xx_state_block sb;
2421
2422 switch (type) {
2423 case MESA_SHADER_VERTEX:
2424 sb = SB6_VS_TEX;
2425 tex_samp_reg = REG_A6XX_SP_VS_TEX_SAMP_LO;
2426 tex_const_reg = REG_A6XX_SP_VS_TEX_CONST_LO;
2427 tex_count_reg = REG_A6XX_SP_VS_TEX_COUNT;
2428 break;
2429 case MESA_SHADER_FRAGMENT:
2430 sb = SB6_FS_TEX;
2431 tex_samp_reg = REG_A6XX_SP_FS_TEX_SAMP_LO;
2432 tex_const_reg = REG_A6XX_SP_FS_TEX_CONST_LO;
2433 tex_count_reg = REG_A6XX_SP_FS_TEX_COUNT;
2434 break;
2435 case MESA_SHADER_COMPUTE:
2436 sb = SB6_CS_TEX;
2437 tex_samp_reg = REG_A6XX_SP_CS_TEX_SAMP_LO;
2438 tex_const_reg = REG_A6XX_SP_CS_TEX_CONST_LO;
2439 tex_count_reg = REG_A6XX_SP_CS_TEX_COUNT;
2440 break;
2441 default:
2442 unreachable("bad state block");
2443 }
2444
2445 struct tu_cs cs;
2446 tu_cs_begin_sub_stream(device, draw_state, size, &cs);
2447
2448 for (unsigned i = 0; i < link->texture_map.num; i++) {
2449 uint32_t *ptr = texture_ptr(descriptors_state, &link->texture_map, i);
2450
2451 for (unsigned j = 0; j < A6XX_TEX_CONST_DWORDS; j++)
2452 tu_cs_emit(&cs, ptr[j]);
2453 }
2454
2455 for (unsigned i = 0; i < link->sampler_map.num; i++) {
2456 struct tu_sampler *sampler = sampler_ptr(descriptors_state, &link->sampler_map, i);
2457
2458 for (unsigned j = 0; j < A6XX_TEX_SAMP_DWORDS; j++)
2459 tu_cs_emit(&cs, sampler->state[j]);
2460
2461 *needs_border |= sampler->needs_border;
2462 }
2463
2464 struct tu_cs_entry entry = tu_cs_end_sub_stream(draw_state, &cs);
2465
2466 uint64_t tex_addr = entry.bo->iova + entry.offset;
2467 uint64_t samp_addr = tex_addr + link->texture_map.num * A6XX_TEX_CONST_DWORDS*4;
2468
2469 tu_cs_begin_sub_stream(device, draw_state, 64, &cs);
2470
2471 /* output sampler state: */
2472 tu_cs_emit_pkt7(&cs, tu6_stage2opcode(type), 3);
2473 tu_cs_emit(&cs, CP_LOAD_STATE6_0_DST_OFF(0) |
2474 CP_LOAD_STATE6_0_STATE_TYPE(ST6_SHADER) |
2475 CP_LOAD_STATE6_0_STATE_SRC(SS6_INDIRECT) |
2476 CP_LOAD_STATE6_0_STATE_BLOCK(sb) |
2477 CP_LOAD_STATE6_0_NUM_UNIT(link->sampler_map.num));
2478 tu_cs_emit_qw(&cs, samp_addr); /* SRC_ADDR_LO/HI */
2479
2480 tu_cs_emit_pkt4(&cs, tex_samp_reg, 2);
2481 tu_cs_emit_qw(&cs, samp_addr); /* SRC_ADDR_LO/HI */
2482
2483 /* emit texture state: */
2484 tu_cs_emit_pkt7(&cs, tu6_stage2opcode(type), 3);
2485 tu_cs_emit(&cs, CP_LOAD_STATE6_0_DST_OFF(0) |
2486 CP_LOAD_STATE6_0_STATE_TYPE(ST6_CONSTANTS) |
2487 CP_LOAD_STATE6_0_STATE_SRC(SS6_INDIRECT) |
2488 CP_LOAD_STATE6_0_STATE_BLOCK(sb) |
2489 CP_LOAD_STATE6_0_NUM_UNIT(link->texture_map.num));
2490 tu_cs_emit_qw(&cs, tex_addr); /* SRC_ADDR_LO/HI */
2491
2492 tu_cs_emit_pkt4(&cs, tex_const_reg, 2);
2493 tu_cs_emit_qw(&cs, tex_addr); /* SRC_ADDR_LO/HI */
2494
2495 tu_cs_emit_pkt4(&cs, tex_count_reg, 1);
2496 tu_cs_emit(&cs, link->texture_map.num);
2497
2498 return tu_cs_end_sub_stream(draw_state, &cs);
2499 }
2500
2501 static struct tu_cs_entry
2502 tu6_emit_ibo(struct tu_device *device, struct tu_cs *draw_state,
2503 const struct tu_pipeline *pipeline,
2504 struct tu_descriptor_state *descriptors_state,
2505 gl_shader_stage type)
2506 {
2507 const struct tu_program_descriptor_linkage *link =
2508 &pipeline->program.link[type];
2509
2510 uint32_t size = link->image_mapping.num_ibo * A6XX_TEX_CONST_DWORDS;
2511 if (!size)
2512 return (struct tu_cs_entry) {};
2513
2514 struct tu_cs cs;
2515 tu_cs_begin_sub_stream(device, draw_state, size, &cs);
2516
2517 for (unsigned i = 0; i < link->image_mapping.num_ibo; i++) {
2518 unsigned idx = link->image_mapping.ibo_to_image[i];
2519
2520 if (idx & IBO_SSBO) {
2521 idx &= ~IBO_SSBO;
2522
2523 uint64_t va = buffer_ptr(descriptors_state, &link->ssbo_map, idx);
2524 /* We don't expose robustBufferAccess, so leave the size unlimited. */
2525 uint32_t sz = MAX_STORAGE_BUFFER_RANGE / 4;
2526
2527 tu_cs_emit(&cs, A6XX_IBO_0_FMT(TFMT6_32_UINT));
2528 tu_cs_emit(&cs,
2529 A6XX_IBO_1_WIDTH(sz & MASK(15)) |
2530 A6XX_IBO_1_HEIGHT(sz >> 15));
2531 tu_cs_emit(&cs,
2532 A6XX_IBO_2_UNK4 |
2533 A6XX_IBO_2_UNK31 |
2534 A6XX_IBO_2_TYPE(A6XX_TEX_1D));
2535 tu_cs_emit(&cs, 0);
2536 tu_cs_emit_qw(&cs, va);
2537 for (int i = 6; i < A6XX_TEX_CONST_DWORDS; i++)
2538 tu_cs_emit(&cs, 0);
2539 } else {
2540 tu_finishme("Emit images");
2541 }
2542 }
2543
2544 struct tu_cs_entry entry = tu_cs_end_sub_stream(draw_state, &cs);
2545
2546 uint64_t ibo_addr = entry.bo->iova + entry.offset;
2547
2548 tu_cs_begin_sub_stream(device, draw_state, 64, &cs);
2549
2550 /* emit texture state: */
2551 tu_cs_emit_pkt7(&cs, CP_LOAD_STATE6, 3);
2552 tu_cs_emit(&cs, CP_LOAD_STATE6_0_DST_OFF(0) |
2553 CP_LOAD_STATE6_0_STATE_TYPE(ST6_SHADER) |
2554 CP_LOAD_STATE6_0_STATE_SRC(SS6_INDIRECT) |
2555 CP_LOAD_STATE6_0_STATE_BLOCK(SB6_IBO) |
2556 CP_LOAD_STATE6_0_NUM_UNIT(link->image_mapping.num_ibo));
2557 tu_cs_emit_qw(&cs, ibo_addr); /* SRC_ADDR_LO/HI */
2558
2559 tu_cs_emit_pkt4(&cs, REG_A6XX_SP_IBO_LO, 2);
2560 tu_cs_emit_qw(&cs, ibo_addr); /* SRC_ADDR_LO/HI */
2561
2562 return tu_cs_end_sub_stream(draw_state, &cs);
2563 }
2564
2565 static void
2566 tu6_emit_border_color(struct tu_cmd_buffer *cmd,
2567 struct tu_cs *cs)
2568 {
2569 const struct tu_pipeline *pipeline = cmd->state.pipeline;
2570
2571 #define A6XX_BORDER_COLOR_DWORDS (128/4)
2572 uint32_t size = A6XX_BORDER_COLOR_DWORDS *
2573 (pipeline->program.link[MESA_SHADER_VERTEX].sampler_map.num +
2574 pipeline->program.link[MESA_SHADER_FRAGMENT].sampler_map.num) +
2575 A6XX_BORDER_COLOR_DWORDS - 1; /* room for alignment */
2576
2577 struct tu_cs border_cs;
2578 tu_cs_begin_sub_stream(cmd->device, &cmd->draw_state, size, &border_cs);
2579
2580 /* TODO: actually fill with border color */
2581 for (unsigned i = 0; i < size; i++)
2582 tu_cs_emit(&border_cs, 0);
2583
2584 struct tu_cs_entry entry = tu_cs_end_sub_stream(&cmd->draw_state, &border_cs);
2585
2586 tu_cs_emit_pkt4(cs, REG_A6XX_SP_TP_BORDER_COLOR_BASE_ADDR_LO, 2);
2587 tu_cs_emit_qw(cs, align(entry.bo->iova + entry.offset, 128));
2588 }
2589
2590 static void
2591 tu6_bind_draw_states(struct tu_cmd_buffer *cmd,
2592 struct tu_cs *cs,
2593 const struct tu_draw_info *draw)
2594 {
2595 const struct tu_pipeline *pipeline = cmd->state.pipeline;
2596 const struct tu_dynamic_state *dynamic = &cmd->state.dynamic;
2597 struct tu_draw_state_group draw_state_groups[TU_DRAW_STATE_COUNT];
2598 uint32_t draw_state_group_count = 0;
2599
2600 struct tu_descriptor_state *descriptors_state =
2601 &cmd->descriptors[VK_PIPELINE_BIND_POINT_GRAPHICS];
2602
2603 VkResult result = tu_cs_reserve_space(cmd->device, cs, 256);
2604 if (result != VK_SUCCESS) {
2605 cmd->record_result = result;
2606 return;
2607 }
2608
2609 /* TODO lrz */
2610
2611 uint32_t pc_primitive_cntl = 0;
2612 if (pipeline->ia.primitive_restart && draw->indexed)
2613 pc_primitive_cntl |= A6XX_PC_PRIMITIVE_CNTL_0_PRIMITIVE_RESTART;
2614
2615 tu_cs_emit_write_reg(cs, REG_A6XX_PC_UNKNOWN_9806, 0);
2616 tu_cs_emit_write_reg(cs, REG_A6XX_PC_UNKNOWN_9990, 0);
2617 tu_cs_emit_write_reg(cs, REG_A6XX_VFD_UNKNOWN_A008, 0);
2618
2619 tu_cs_emit_pkt4(cs, REG_A6XX_PC_PRIMITIVE_CNTL_0, 1);
2620 tu_cs_emit(cs, pc_primitive_cntl);
2621
2622 if (cmd->state.dirty &
2623 (TU_CMD_DIRTY_PIPELINE | TU_CMD_DIRTY_DYNAMIC_LINE_WIDTH) &&
2624 (pipeline->dynamic_state.mask & TU_DYNAMIC_LINE_WIDTH)) {
2625 tu6_emit_gras_su_cntl(cs, pipeline->rast.gras_su_cntl,
2626 dynamic->line_width);
2627 }
2628
2629 if ((cmd->state.dirty & TU_CMD_DIRTY_DYNAMIC_STENCIL_COMPARE_MASK) &&
2630 (pipeline->dynamic_state.mask & TU_DYNAMIC_STENCIL_COMPARE_MASK)) {
2631 tu6_emit_stencil_compare_mask(cs, dynamic->stencil_compare_mask.front,
2632 dynamic->stencil_compare_mask.back);
2633 }
2634
2635 if ((cmd->state.dirty & TU_CMD_DIRTY_DYNAMIC_STENCIL_WRITE_MASK) &&
2636 (pipeline->dynamic_state.mask & TU_DYNAMIC_STENCIL_WRITE_MASK)) {
2637 tu6_emit_stencil_write_mask(cs, dynamic->stencil_write_mask.front,
2638 dynamic->stencil_write_mask.back);
2639 }
2640
2641 if ((cmd->state.dirty & TU_CMD_DIRTY_DYNAMIC_STENCIL_REFERENCE) &&
2642 (pipeline->dynamic_state.mask & TU_DYNAMIC_STENCIL_REFERENCE)) {
2643 tu6_emit_stencil_reference(cs, dynamic->stencil_reference.front,
2644 dynamic->stencil_reference.back);
2645 }
2646
2647 if (cmd->state.dirty &
2648 (TU_CMD_DIRTY_PIPELINE | TU_CMD_DIRTY_VERTEX_BUFFERS)) {
2649 for (uint32_t i = 0; i < pipeline->vi.count; i++) {
2650 const uint32_t binding = pipeline->vi.bindings[i];
2651 const uint32_t stride = pipeline->vi.strides[i];
2652 const struct tu_buffer *buf = cmd->state.vb.buffers[binding];
2653 const VkDeviceSize offset = buf->bo_offset +
2654 cmd->state.vb.offsets[binding] +
2655 pipeline->vi.offsets[i];
2656 const VkDeviceSize size =
2657 offset < buf->bo->size ? buf->bo->size - offset : 0;
2658
2659 tu_cs_emit_pkt4(cs, REG_A6XX_VFD_FETCH(i), 4);
2660 tu_cs_emit_qw(cs, buf->bo->iova + offset);
2661 tu_cs_emit(cs, size);
2662 tu_cs_emit(cs, stride);
2663 }
2664 }
2665
2666 if (cmd->state.dirty & TU_CMD_DIRTY_PIPELINE) {
2667 draw_state_groups[draw_state_group_count++] =
2668 (struct tu_draw_state_group) {
2669 .id = TU_DRAW_STATE_PROGRAM,
2670 .enable_mask = 0x6,
2671 .ib = pipeline->program.state_ib,
2672 };
2673 draw_state_groups[draw_state_group_count++] =
2674 (struct tu_draw_state_group) {
2675 .id = TU_DRAW_STATE_PROGRAM_BINNING,
2676 .enable_mask = 0x1,
2677 .ib = pipeline->program.binning_state_ib,
2678 };
2679 draw_state_groups[draw_state_group_count++] =
2680 (struct tu_draw_state_group) {
2681 .id = TU_DRAW_STATE_VI,
2682 .enable_mask = 0x6,
2683 .ib = pipeline->vi.state_ib,
2684 };
2685 draw_state_groups[draw_state_group_count++] =
2686 (struct tu_draw_state_group) {
2687 .id = TU_DRAW_STATE_VI_BINNING,
2688 .enable_mask = 0x1,
2689 .ib = pipeline->vi.binning_state_ib,
2690 };
2691 draw_state_groups[draw_state_group_count++] =
2692 (struct tu_draw_state_group) {
2693 .id = TU_DRAW_STATE_VP,
2694 .enable_mask = 0x7,
2695 .ib = pipeline->vp.state_ib,
2696 };
2697 draw_state_groups[draw_state_group_count++] =
2698 (struct tu_draw_state_group) {
2699 .id = TU_DRAW_STATE_RAST,
2700 .enable_mask = 0x7,
2701 .ib = pipeline->rast.state_ib,
2702 };
2703 draw_state_groups[draw_state_group_count++] =
2704 (struct tu_draw_state_group) {
2705 .id = TU_DRAW_STATE_DS,
2706 .enable_mask = 0x7,
2707 .ib = pipeline->ds.state_ib,
2708 };
2709 draw_state_groups[draw_state_group_count++] =
2710 (struct tu_draw_state_group) {
2711 .id = TU_DRAW_STATE_BLEND,
2712 .enable_mask = 0x7,
2713 .ib = pipeline->blend.state_ib,
2714 };
2715 }
2716
2717 if (cmd->state.dirty &
2718 (TU_CMD_DIRTY_PIPELINE | TU_CMD_DIRTY_DESCRIPTOR_SETS)) {
2719 bool needs_border = false;
2720
2721 draw_state_groups[draw_state_group_count++] =
2722 (struct tu_draw_state_group) {
2723 .id = TU_DRAW_STATE_VS_CONST,
2724 .enable_mask = 0x7,
2725 .ib = tu6_emit_consts(cmd, pipeline, descriptors_state, MESA_SHADER_VERTEX)
2726 };
2727 draw_state_groups[draw_state_group_count++] =
2728 (struct tu_draw_state_group) {
2729 .id = TU_DRAW_STATE_FS_CONST,
2730 .enable_mask = 0x6,
2731 .ib = tu6_emit_consts(cmd, pipeline, descriptors_state, MESA_SHADER_FRAGMENT)
2732 };
2733 draw_state_groups[draw_state_group_count++] =
2734 (struct tu_draw_state_group) {
2735 .id = TU_DRAW_STATE_VS_TEX,
2736 .enable_mask = 0x7,
2737 .ib = tu6_emit_textures(cmd->device, &cmd->draw_state, pipeline,
2738 descriptors_state, MESA_SHADER_VERTEX,
2739 &needs_border)
2740 };
2741 draw_state_groups[draw_state_group_count++] =
2742 (struct tu_draw_state_group) {
2743 .id = TU_DRAW_STATE_FS_TEX,
2744 .enable_mask = 0x6,
2745 .ib = tu6_emit_textures(cmd->device, &cmd->draw_state, pipeline,
2746 descriptors_state, MESA_SHADER_FRAGMENT,
2747 &needs_border)
2748 };
2749 draw_state_groups[draw_state_group_count++] =
2750 (struct tu_draw_state_group) {
2751 .id = TU_DRAW_STATE_FS_IBO,
2752 .enable_mask = 0x6,
2753 .ib = tu6_emit_ibo(cmd->device, &cmd->draw_state, pipeline,
2754 descriptors_state, MESA_SHADER_FRAGMENT)
2755 };
2756
2757 if (needs_border)
2758 tu6_emit_border_color(cmd, cs);
2759 }
2760
2761 tu_cs_emit_pkt7(cs, CP_SET_DRAW_STATE, 3 * draw_state_group_count);
2762 for (uint32_t i = 0; i < draw_state_group_count; i++) {
2763 const struct tu_draw_state_group *group = &draw_state_groups[i];
2764
2765 uint32_t cp_set_draw_state =
2766 CP_SET_DRAW_STATE__0_COUNT(group->ib.size / 4) |
2767 CP_SET_DRAW_STATE__0_ENABLE_MASK(group->enable_mask) |
2768 CP_SET_DRAW_STATE__0_GROUP_ID(group->id);
2769 uint64_t iova;
2770 if (group->ib.size) {
2771 iova = group->ib.bo->iova + group->ib.offset;
2772 } else {
2773 cp_set_draw_state |= CP_SET_DRAW_STATE__0_DISABLE;
2774 iova = 0;
2775 }
2776
2777 tu_cs_emit(cs, cp_set_draw_state);
2778 tu_cs_emit_qw(cs, iova);
2779 }
2780
2781 tu_cs_sanity_check(cs);
2782
2783 /* track BOs */
2784 if (cmd->state.dirty & TU_CMD_DIRTY_PIPELINE) {
2785 tu_bo_list_add(&cmd->bo_list, &pipeline->program.binary_bo,
2786 MSM_SUBMIT_BO_READ | MSM_SUBMIT_BO_DUMP);
2787 for (uint32_t i = 0; i < pipeline->cs.bo_count; i++) {
2788 tu_bo_list_add(&cmd->bo_list, pipeline->cs.bos[i],
2789 MSM_SUBMIT_BO_READ | MSM_SUBMIT_BO_DUMP);
2790 }
2791 }
2792 if (cmd->state.dirty & TU_CMD_DIRTY_VERTEX_BUFFERS) {
2793 for (uint32_t i = 0; i < MAX_VBS; i++) {
2794 const struct tu_buffer *buf = cmd->state.vb.buffers[i];
2795 if (buf)
2796 tu_bo_list_add(&cmd->bo_list, buf->bo, MSM_SUBMIT_BO_READ);
2797 }
2798 }
2799 if (cmd->state.dirty & TU_CMD_DIRTY_DESCRIPTOR_SETS) {
2800 unsigned i;
2801 for_each_bit(i, descriptors_state->valid) {
2802 struct tu_descriptor_set *set = descriptors_state->sets[i];
2803 for (unsigned j = 0; j < set->layout->buffer_count; ++j)
2804 if (set->descriptors[j]) {
2805 tu_bo_list_add(&cmd->bo_list, set->descriptors[j],
2806 MSM_SUBMIT_BO_READ | MSM_SUBMIT_BO_WRITE);
2807 }
2808 }
2809 }
2810 cmd->state.dirty = 0;
2811 }
2812
2813 static void
2814 tu6_emit_draw_direct(struct tu_cmd_buffer *cmd,
2815 struct tu_cs *cs,
2816 const struct tu_draw_info *draw)
2817 {
2818
2819 const enum pc_di_primtype primtype = cmd->state.pipeline->ia.primtype;
2820
2821 tu_cs_emit_pkt4(cs, REG_A6XX_VFD_INDEX_OFFSET, 2);
2822 tu_cs_emit(cs, draw->vertex_offset);
2823 tu_cs_emit(cs, draw->first_instance);
2824
2825 /* TODO hw binning */
2826 if (draw->indexed) {
2827 const enum a4xx_index_size index_size =
2828 tu6_index_size(cmd->state.index_type);
2829 const uint32_t index_bytes =
2830 (cmd->state.index_type == VK_INDEX_TYPE_UINT32) ? 4 : 2;
2831 const struct tu_buffer *buf = cmd->state.index_buffer;
2832 const VkDeviceSize offset = buf->bo_offset + cmd->state.index_offset +
2833 index_bytes * draw->first_index;
2834 const uint32_t size = index_bytes * draw->count;
2835
2836 const uint32_t cp_draw_indx =
2837 CP_DRAW_INDX_OFFSET_0_PRIM_TYPE(primtype) |
2838 CP_DRAW_INDX_OFFSET_0_SOURCE_SELECT(DI_SRC_SEL_DMA) |
2839 CP_DRAW_INDX_OFFSET_0_INDEX_SIZE(index_size) |
2840 CP_DRAW_INDX_OFFSET_0_VIS_CULL(IGNORE_VISIBILITY) | 0x2000;
2841
2842 tu_cs_emit_pkt7(cs, CP_DRAW_INDX_OFFSET, 7);
2843 tu_cs_emit(cs, cp_draw_indx);
2844 tu_cs_emit(cs, draw->instance_count);
2845 tu_cs_emit(cs, draw->count);
2846 tu_cs_emit(cs, 0x0); /* XXX */
2847 tu_cs_emit_qw(cs, buf->bo->iova + offset);
2848 tu_cs_emit(cs, size);
2849 } else {
2850 const uint32_t cp_draw_indx =
2851 CP_DRAW_INDX_OFFSET_0_PRIM_TYPE(primtype) |
2852 CP_DRAW_INDX_OFFSET_0_SOURCE_SELECT(DI_SRC_SEL_AUTO_INDEX) |
2853 CP_DRAW_INDX_OFFSET_0_VIS_CULL(IGNORE_VISIBILITY) | 0x2000;
2854
2855 tu_cs_emit_pkt7(cs, CP_DRAW_INDX_OFFSET, 3);
2856 tu_cs_emit(cs, cp_draw_indx);
2857 tu_cs_emit(cs, draw->instance_count);
2858 tu_cs_emit(cs, draw->count);
2859 }
2860 }
2861
2862 static void
2863 tu_draw(struct tu_cmd_buffer *cmd, const struct tu_draw_info *draw)
2864 {
2865 struct tu_cs *cs = &cmd->draw_cs;
2866
2867 tu6_bind_draw_states(cmd, cs, draw);
2868
2869 VkResult result = tu_cs_reserve_space(cmd->device, cs, 32);
2870 if (result != VK_SUCCESS) {
2871 cmd->record_result = result;
2872 return;
2873 }
2874
2875 if (draw->indirect) {
2876 tu_finishme("indirect draw");
2877 return;
2878 }
2879
2880 /* TODO tu6_emit_marker should pick different regs depending on cs */
2881 tu6_emit_marker(cmd, cs);
2882 tu6_emit_draw_direct(cmd, cs, draw);
2883 tu6_emit_marker(cmd, cs);
2884
2885 cmd->wait_for_idle = true;
2886
2887 tu_cs_sanity_check(cs);
2888 }
2889
2890 void
2891 tu_CmdDraw(VkCommandBuffer commandBuffer,
2892 uint32_t vertexCount,
2893 uint32_t instanceCount,
2894 uint32_t firstVertex,
2895 uint32_t firstInstance)
2896 {
2897 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
2898 struct tu_draw_info info = {};
2899
2900 info.count = vertexCount;
2901 info.instance_count = instanceCount;
2902 info.first_instance = firstInstance;
2903 info.vertex_offset = firstVertex;
2904
2905 tu_draw(cmd_buffer, &info);
2906 }
2907
2908 void
2909 tu_CmdDrawIndexed(VkCommandBuffer commandBuffer,
2910 uint32_t indexCount,
2911 uint32_t instanceCount,
2912 uint32_t firstIndex,
2913 int32_t vertexOffset,
2914 uint32_t firstInstance)
2915 {
2916 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
2917 struct tu_draw_info info = {};
2918
2919 info.indexed = true;
2920 info.count = indexCount;
2921 info.instance_count = instanceCount;
2922 info.first_index = firstIndex;
2923 info.vertex_offset = vertexOffset;
2924 info.first_instance = firstInstance;
2925
2926 tu_draw(cmd_buffer, &info);
2927 }
2928
2929 void
2930 tu_CmdDrawIndirect(VkCommandBuffer commandBuffer,
2931 VkBuffer _buffer,
2932 VkDeviceSize offset,
2933 uint32_t drawCount,
2934 uint32_t stride)
2935 {
2936 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
2937 TU_FROM_HANDLE(tu_buffer, buffer, _buffer);
2938 struct tu_draw_info info = {};
2939
2940 info.count = drawCount;
2941 info.indirect = buffer;
2942 info.indirect_offset = offset;
2943 info.stride = stride;
2944
2945 tu_draw(cmd_buffer, &info);
2946 }
2947
2948 void
2949 tu_CmdDrawIndexedIndirect(VkCommandBuffer commandBuffer,
2950 VkBuffer _buffer,
2951 VkDeviceSize offset,
2952 uint32_t drawCount,
2953 uint32_t stride)
2954 {
2955 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
2956 TU_FROM_HANDLE(tu_buffer, buffer, _buffer);
2957 struct tu_draw_info info = {};
2958
2959 info.indexed = true;
2960 info.count = drawCount;
2961 info.indirect = buffer;
2962 info.indirect_offset = offset;
2963 info.stride = stride;
2964
2965 tu_draw(cmd_buffer, &info);
2966 }
2967
2968 struct tu_dispatch_info
2969 {
2970 /**
2971 * Determine the layout of the grid (in block units) to be used.
2972 */
2973 uint32_t blocks[3];
2974
2975 /**
2976 * A starting offset for the grid. If unaligned is set, the offset
2977 * must still be aligned.
2978 */
2979 uint32_t offsets[3];
2980 /**
2981 * Whether it's an unaligned compute dispatch.
2982 */
2983 bool unaligned;
2984
2985 /**
2986 * Indirect compute parameters resource.
2987 */
2988 struct tu_buffer *indirect;
2989 uint64_t indirect_offset;
2990 };
2991
2992 static void
2993 tu_dispatch(struct tu_cmd_buffer *cmd_buffer,
2994 const struct tu_dispatch_info *info)
2995 {
2996 }
2997
2998 void
2999 tu_CmdDispatchBase(VkCommandBuffer commandBuffer,
3000 uint32_t base_x,
3001 uint32_t base_y,
3002 uint32_t base_z,
3003 uint32_t x,
3004 uint32_t y,
3005 uint32_t z)
3006 {
3007 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
3008 struct tu_dispatch_info info = {};
3009
3010 info.blocks[0] = x;
3011 info.blocks[1] = y;
3012 info.blocks[2] = z;
3013
3014 info.offsets[0] = base_x;
3015 info.offsets[1] = base_y;
3016 info.offsets[2] = base_z;
3017 tu_dispatch(cmd_buffer, &info);
3018 }
3019
3020 void
3021 tu_CmdDispatch(VkCommandBuffer commandBuffer,
3022 uint32_t x,
3023 uint32_t y,
3024 uint32_t z)
3025 {
3026 tu_CmdDispatchBase(commandBuffer, 0, 0, 0, x, y, z);
3027 }
3028
3029 void
3030 tu_CmdDispatchIndirect(VkCommandBuffer commandBuffer,
3031 VkBuffer _buffer,
3032 VkDeviceSize offset)
3033 {
3034 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
3035 TU_FROM_HANDLE(tu_buffer, buffer, _buffer);
3036 struct tu_dispatch_info info = {};
3037
3038 info.indirect = buffer;
3039 info.indirect_offset = offset;
3040
3041 tu_dispatch(cmd_buffer, &info);
3042 }
3043
3044 void
3045 tu_CmdEndRenderPass(VkCommandBuffer commandBuffer)
3046 {
3047 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
3048
3049 tu_cs_end(&cmd_buffer->draw_cs);
3050
3051 tu_cmd_render_tiles(cmd_buffer);
3052
3053 /* discard draw_cs entries now that the tiles are rendered */
3054 tu_cs_discard_entries(&cmd_buffer->draw_cs);
3055 tu_cs_begin(&cmd_buffer->draw_cs);
3056
3057 vk_free(&cmd_buffer->pool->alloc, cmd_buffer->state.attachments);
3058 cmd_buffer->state.attachments = NULL;
3059
3060 cmd_buffer->state.pass = NULL;
3061 cmd_buffer->state.subpass = NULL;
3062 cmd_buffer->state.framebuffer = NULL;
3063 }
3064
3065 void
3066 tu_CmdEndRenderPass2KHR(VkCommandBuffer commandBuffer,
3067 const VkSubpassEndInfoKHR *pSubpassEndInfo)
3068 {
3069 tu_CmdEndRenderPass(commandBuffer);
3070 }
3071
3072 struct tu_barrier_info
3073 {
3074 uint32_t eventCount;
3075 const VkEvent *pEvents;
3076 VkPipelineStageFlags srcStageMask;
3077 };
3078
3079 static void
3080 tu_barrier(struct tu_cmd_buffer *cmd_buffer,
3081 uint32_t memoryBarrierCount,
3082 const VkMemoryBarrier *pMemoryBarriers,
3083 uint32_t bufferMemoryBarrierCount,
3084 const VkBufferMemoryBarrier *pBufferMemoryBarriers,
3085 uint32_t imageMemoryBarrierCount,
3086 const VkImageMemoryBarrier *pImageMemoryBarriers,
3087 const struct tu_barrier_info *info)
3088 {
3089 }
3090
3091 void
3092 tu_CmdPipelineBarrier(VkCommandBuffer commandBuffer,
3093 VkPipelineStageFlags srcStageMask,
3094 VkPipelineStageFlags destStageMask,
3095 VkBool32 byRegion,
3096 uint32_t memoryBarrierCount,
3097 const VkMemoryBarrier *pMemoryBarriers,
3098 uint32_t bufferMemoryBarrierCount,
3099 const VkBufferMemoryBarrier *pBufferMemoryBarriers,
3100 uint32_t imageMemoryBarrierCount,
3101 const VkImageMemoryBarrier *pImageMemoryBarriers)
3102 {
3103 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
3104 struct tu_barrier_info info;
3105
3106 info.eventCount = 0;
3107 info.pEvents = NULL;
3108 info.srcStageMask = srcStageMask;
3109
3110 tu_barrier(cmd_buffer, memoryBarrierCount, pMemoryBarriers,
3111 bufferMemoryBarrierCount, pBufferMemoryBarriers,
3112 imageMemoryBarrierCount, pImageMemoryBarriers, &info);
3113 }
3114
3115 static void
3116 write_event(struct tu_cmd_buffer *cmd_buffer,
3117 struct tu_event *event,
3118 VkPipelineStageFlags stageMask,
3119 unsigned value)
3120 {
3121 }
3122
3123 void
3124 tu_CmdSetEvent(VkCommandBuffer commandBuffer,
3125 VkEvent _event,
3126 VkPipelineStageFlags stageMask)
3127 {
3128 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
3129 TU_FROM_HANDLE(tu_event, event, _event);
3130
3131 write_event(cmd_buffer, event, stageMask, 1);
3132 }
3133
3134 void
3135 tu_CmdResetEvent(VkCommandBuffer commandBuffer,
3136 VkEvent _event,
3137 VkPipelineStageFlags stageMask)
3138 {
3139 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
3140 TU_FROM_HANDLE(tu_event, event, _event);
3141
3142 write_event(cmd_buffer, event, stageMask, 0);
3143 }
3144
3145 void
3146 tu_CmdWaitEvents(VkCommandBuffer commandBuffer,
3147 uint32_t eventCount,
3148 const VkEvent *pEvents,
3149 VkPipelineStageFlags srcStageMask,
3150 VkPipelineStageFlags dstStageMask,
3151 uint32_t memoryBarrierCount,
3152 const VkMemoryBarrier *pMemoryBarriers,
3153 uint32_t bufferMemoryBarrierCount,
3154 const VkBufferMemoryBarrier *pBufferMemoryBarriers,
3155 uint32_t imageMemoryBarrierCount,
3156 const VkImageMemoryBarrier *pImageMemoryBarriers)
3157 {
3158 TU_FROM_HANDLE(tu_cmd_buffer, cmd_buffer, commandBuffer);
3159 struct tu_barrier_info info;
3160
3161 info.eventCount = eventCount;
3162 info.pEvents = pEvents;
3163 info.srcStageMask = 0;
3164
3165 tu_barrier(cmd_buffer, memoryBarrierCount, pMemoryBarriers,
3166 bufferMemoryBarrierCount, pBufferMemoryBarriers,
3167 imageMemoryBarrierCount, pImageMemoryBarriers, &info);
3168 }
3169
3170 void
3171 tu_CmdSetDeviceMask(VkCommandBuffer commandBuffer, uint32_t deviceMask)
3172 {
3173 /* No-op */
3174 }