projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
freedreno/ir3: remove first-vertex sysval
[mesa.git] / src / gallium / drivers / freedreno / a3xx / fd3_emit.c
1 /*
2 * Copyright (C) 2013 Rob Clark <robclark@freedesktop.org>
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
20 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
21 * SOFTWARE.
22 *
23 * Authors:
24 * Rob Clark <robclark@freedesktop.org>
25 */
26
27 #include "pipe/p_state.h"
28 #include "util/u_string.h"
29 #include "util/u_memory.h"
30 #include "util/u_helpers.h"
31 #include "util/u_format.h"
32 #include "util/u_viewport.h"
33
34 #include "freedreno_resource.h"
35 #include "freedreno_query_hw.h"
36
37 #include "fd3_emit.h"
38 #include "fd3_blend.h"
39 #include "fd3_context.h"
40 #include "fd3_program.h"
41 #include "fd3_rasterizer.h"
42 #include "fd3_texture.h"
43 #include "fd3_format.h"
44 #include "fd3_zsa.h"
45
46 static const enum adreno_state_block sb[] = {
47 [MESA_SHADER_VERTEX] = SB_VERT_SHADER,
48 [MESA_SHADER_FRAGMENT] = SB_FRAG_SHADER,
49 };
50
51 /* regid: base const register
52 * prsc or dwords: buffer containing constant values
53 * sizedwords: size of const value buffer
54 */
55 static void
56 fd3_emit_const(struct fd_ringbuffer *ring, gl_shader_stage type,
57 uint32_t regid, uint32_t offset, uint32_t sizedwords,
58 const uint32_t *dwords, struct pipe_resource *prsc)
59 {
60 uint32_t i, sz;
61 enum adreno_state_src src;
62
63 debug_assert((regid % 4) == 0);
64 debug_assert((sizedwords % 4) == 0);
65
66 if (prsc) {
67 sz = 0;
68 src = SS_INDIRECT;
69 } else {
70 sz = sizedwords;
71 src = SS_DIRECT;
72 }
73
74 OUT_PKT3(ring, CP_LOAD_STATE, 2 + sz);
75 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(regid/2) |
76 CP_LOAD_STATE_0_STATE_SRC(src) |
77 CP_LOAD_STATE_0_STATE_BLOCK(sb[type]) |
78 CP_LOAD_STATE_0_NUM_UNIT(sizedwords/2));
79 if (prsc) {
80 struct fd_bo *bo = fd_resource(prsc)->bo;
81 OUT_RELOC(ring, bo, offset,
82 CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS), 0);
83 } else {
84 OUT_RING(ring, CP_LOAD_STATE_1_EXT_SRC_ADDR(0) |
85 CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS));
86 dwords = (uint32_t *)&((uint8_t *)dwords)[offset];
87 }
88 for (i = 0; i < sz; i++) {
89 OUT_RING(ring, dwords[i]);
90 }
91 }
92
93 static void
94 fd3_emit_const_bo(struct fd_ringbuffer *ring, gl_shader_stage type, boolean write,
95 uint32_t regid, uint32_t num, struct pipe_resource **prscs, uint32_t *offsets)
96 {
97 uint32_t anum = align(num, 4);
98 uint32_t i;
99
100 debug_assert((regid % 4) == 0);
101
102 OUT_PKT3(ring, CP_LOAD_STATE, 2 + anum);
103 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(regid/2) |
104 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
105 CP_LOAD_STATE_0_STATE_BLOCK(sb[type]) |
106 CP_LOAD_STATE_0_NUM_UNIT(anum/2));
107 OUT_RING(ring, CP_LOAD_STATE_1_EXT_SRC_ADDR(0) |
108 CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS));
109
110 for (i = 0; i < num; i++) {
111 if (prscs[i]) {
112 if (write) {
113 OUT_RELOCW(ring, fd_resource(prscs[i])->bo, offsets[i], 0, 0);
114 } else {
115 OUT_RELOC(ring, fd_resource(prscs[i])->bo, offsets[i], 0, 0);
116 }
117 } else {
118 OUT_RING(ring, 0xbad00000 | (i << 16));
119 }
120 }
121
122 for (; i < anum; i++)
123 OUT_RING(ring, 0xffffffff);
124 }
125
126 #define VERT_TEX_OFF 0
127 #define FRAG_TEX_OFF 16
128 #define BASETABLE_SZ A3XX_MAX_MIP_LEVELS
129
130 static void
131 emit_textures(struct fd_context *ctx, struct fd_ringbuffer *ring,
132 enum adreno_state_block sb, struct fd_texture_stateobj *tex)
133 {
134 static const unsigned tex_off[] = {
135 [SB_VERT_TEX] = VERT_TEX_OFF,
136 [SB_FRAG_TEX] = FRAG_TEX_OFF,
137 };
138 static const enum adreno_state_block mipaddr[] = {
139 [SB_VERT_TEX] = SB_VERT_MIPADDR,
140 [SB_FRAG_TEX] = SB_FRAG_MIPADDR,
141 };
142 static const uint32_t bcolor_reg[] = {
143 [SB_VERT_TEX] = REG_A3XX_TPL1_TP_VS_BORDER_COLOR_BASE_ADDR,
144 [SB_FRAG_TEX] = REG_A3XX_TPL1_TP_FS_BORDER_COLOR_BASE_ADDR,
145 };
146 struct fd3_context *fd3_ctx = fd3_context(ctx);
147 bool needs_border = false;
148 unsigned i, j;
149
150 if (tex->num_samplers > 0) {
151 /* output sampler state: */
152 OUT_PKT3(ring, CP_LOAD_STATE, 2 + (2 * tex->num_samplers));
153 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(tex_off[sb]) |
154 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
155 CP_LOAD_STATE_0_STATE_BLOCK(sb) |
156 CP_LOAD_STATE_0_NUM_UNIT(tex->num_samplers));
157 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_SHADER) |
158 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
159 for (i = 0; i < tex->num_samplers; i++) {
160 static const struct fd3_sampler_stateobj dummy_sampler = {};
161 const struct fd3_sampler_stateobj *sampler = tex->samplers[i] ?
162 fd3_sampler_stateobj(tex->samplers[i]) :
163 &dummy_sampler;
164
165 OUT_RING(ring, sampler->texsamp0);
166 OUT_RING(ring, sampler->texsamp1);
167
168 needs_border |= sampler->needs_border;
169 }
170 }
171
172 if (tex->num_textures > 0) {
173 /* emit texture state: */
174 OUT_PKT3(ring, CP_LOAD_STATE, 2 + (4 * tex->num_textures));
175 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(tex_off[sb]) |
176 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
177 CP_LOAD_STATE_0_STATE_BLOCK(sb) |
178 CP_LOAD_STATE_0_NUM_UNIT(tex->num_textures));
179 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS) |
180 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
181 for (i = 0; i < tex->num_textures; i++) {
182 static const struct fd3_pipe_sampler_view dummy_view = {};
183 const struct fd3_pipe_sampler_view *view = tex->textures[i] ?
184 fd3_pipe_sampler_view(tex->textures[i]) :
185 &dummy_view;
186 OUT_RING(ring, view->texconst0);
187 OUT_RING(ring, view->texconst1);
188 OUT_RING(ring, view->texconst2 |
189 A3XX_TEX_CONST_2_INDX(BASETABLE_SZ * i));
190 OUT_RING(ring, view->texconst3);
191 }
192
193 /* emit mipaddrs: */
194 OUT_PKT3(ring, CP_LOAD_STATE, 2 + (BASETABLE_SZ * tex->num_textures));
195 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(BASETABLE_SZ * tex_off[sb]) |
196 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
197 CP_LOAD_STATE_0_STATE_BLOCK(mipaddr[sb]) |
198 CP_LOAD_STATE_0_NUM_UNIT(BASETABLE_SZ * tex->num_textures));
199 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS) |
200 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
201 for (i = 0; i < tex->num_textures; i++) {
202 static const struct fd3_pipe_sampler_view dummy_view = {
203 .base.target = PIPE_TEXTURE_1D, /* anything !PIPE_BUFFER */
204 .base.u.tex.first_level = 1,
205 };
206 const struct fd3_pipe_sampler_view *view = tex->textures[i] ?
207 fd3_pipe_sampler_view(tex->textures[i]) :
208 &dummy_view;
209 struct fd_resource *rsc = fd_resource(view->base.texture);
210 if (rsc && rsc->base.target == PIPE_BUFFER) {
211 OUT_RELOC(ring, rsc->bo, view->base.u.buf.offset, 0, 0);
212 j = 1;
213 } else {
214 unsigned start = fd_sampler_first_level(&view->base);
215 unsigned end = fd_sampler_last_level(&view->base);
216
217 for (j = 0; j < (end - start + 1); j++) {
218 struct fd_resource_slice *slice =
219 fd_resource_slice(rsc, j + start);
220 OUT_RELOC(ring, rsc->bo, slice->offset, 0, 0);
221 }
222 }
223
224 /* pad the remaining entries w/ null: */
225 for (; j < BASETABLE_SZ; j++) {
226 OUT_RING(ring, 0x00000000);
227 }
228 }
229 }
230
231 if (needs_border) {
232 unsigned off;
233 void *ptr;
234
235 u_upload_alloc(fd3_ctx->border_color_uploader,
236 0, BORDER_COLOR_UPLOAD_SIZE,
237 BORDER_COLOR_UPLOAD_SIZE, &off,
238 &fd3_ctx->border_color_buf,
239 &ptr);
240
241 fd_setup_border_colors(tex, ptr, tex_off[sb]);
242
243 OUT_PKT0(ring, bcolor_reg[sb], 1);
244 OUT_RELOC(ring, fd_resource(fd3_ctx->border_color_buf)->bo, off, 0, 0);
245
246 u_upload_unmap(fd3_ctx->border_color_uploader);
247 }
248 }
249
250 /* emit texture state for mem->gmem restore operation.. eventually it would
251 * be good to get rid of this and use normal CSO/etc state for more of these
252 * special cases, but for now the compiler is not sufficient..
253 *
254 * Also, for using normal state, not quite sure how to handle the special
255 * case format (fd3_gmem_restore_format()) stuff for restoring depth/stencil.
256 */
257 void
258 fd3_emit_gmem_restore_tex(struct fd_ringbuffer *ring,
259 struct pipe_surface **psurf,
260 int bufs)
261 {
262 int i, j;
263
264 /* output sampler state: */
265 OUT_PKT3(ring, CP_LOAD_STATE, 2 + 2 * bufs);
266 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(FRAG_TEX_OFF) |
267 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
268 CP_LOAD_STATE_0_STATE_BLOCK(SB_FRAG_TEX) |
269 CP_LOAD_STATE_0_NUM_UNIT(bufs));
270 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_SHADER) |
271 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
272 for (i = 0; i < bufs; i++) {
273 OUT_RING(ring, A3XX_TEX_SAMP_0_XY_MAG(A3XX_TEX_NEAREST) |
274 A3XX_TEX_SAMP_0_XY_MIN(A3XX_TEX_NEAREST) |
275 A3XX_TEX_SAMP_0_WRAP_S(A3XX_TEX_CLAMP_TO_EDGE) |
276 A3XX_TEX_SAMP_0_WRAP_T(A3XX_TEX_CLAMP_TO_EDGE) |
277 A3XX_TEX_SAMP_0_WRAP_R(A3XX_TEX_REPEAT));
278 OUT_RING(ring, 0x00000000);
279 }
280
281 /* emit texture state: */
282 OUT_PKT3(ring, CP_LOAD_STATE, 2 + 4 * bufs);
283 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(FRAG_TEX_OFF) |
284 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
285 CP_LOAD_STATE_0_STATE_BLOCK(SB_FRAG_TEX) |
286 CP_LOAD_STATE_0_NUM_UNIT(bufs));
287 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS) |
288 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
289 for (i = 0; i < bufs; i++) {
290 if (!psurf[i]) {
291 OUT_RING(ring, A3XX_TEX_CONST_0_TYPE(A3XX_TEX_2D) |
292 A3XX_TEX_CONST_0_SWIZ_X(A3XX_TEX_ONE) |
293 A3XX_TEX_CONST_0_SWIZ_Y(A3XX_TEX_ONE) |
294 A3XX_TEX_CONST_0_SWIZ_Z(A3XX_TEX_ONE) |
295 A3XX_TEX_CONST_0_SWIZ_W(A3XX_TEX_ONE));
296 OUT_RING(ring, 0x00000000);
297 OUT_RING(ring, A3XX_TEX_CONST_2_INDX(BASETABLE_SZ * i));
298 OUT_RING(ring, 0x00000000);
299 continue;
300 }
301
302 struct fd_resource *rsc = fd_resource(psurf[i]->texture);
303 enum pipe_format format = fd_gmem_restore_format(psurf[i]->format);
304 /* The restore blit_zs shader expects stencil in sampler 0, and depth
305 * in sampler 1
306 */
307 if (rsc->stencil && i == 0) {
308 rsc = rsc->stencil;
309 format = fd_gmem_restore_format(rsc->base.format);
310 }
311
312 /* note: PIPE_BUFFER disallowed for surfaces */
313 unsigned lvl = psurf[i]->u.tex.level;
314 struct fd_resource_slice *slice = fd_resource_slice(rsc, lvl);
315
316 debug_assert(psurf[i]->u.tex.first_layer == psurf[i]->u.tex.last_layer);
317
318 OUT_RING(ring, A3XX_TEX_CONST_0_TILE_MODE(rsc->tile_mode) |
319 A3XX_TEX_CONST_0_FMT(fd3_pipe2tex(format)) |
320 A3XX_TEX_CONST_0_TYPE(A3XX_TEX_2D) |
321 fd3_tex_swiz(format, PIPE_SWIZZLE_X, PIPE_SWIZZLE_Y,
322 PIPE_SWIZZLE_Z, PIPE_SWIZZLE_W));
323 OUT_RING(ring, A3XX_TEX_CONST_1_FETCHSIZE(TFETCH_DISABLE) |
324 A3XX_TEX_CONST_1_WIDTH(psurf[i]->width) |
325 A3XX_TEX_CONST_1_HEIGHT(psurf[i]->height));
326 OUT_RING(ring, A3XX_TEX_CONST_2_PITCH(slice->pitch * rsc->cpp) |
327 A3XX_TEX_CONST_2_INDX(BASETABLE_SZ * i));
328 OUT_RING(ring, 0x00000000);
329 }
330
331 /* emit mipaddrs: */
332 OUT_PKT3(ring, CP_LOAD_STATE, 2 + BASETABLE_SZ * bufs);
333 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(BASETABLE_SZ * FRAG_TEX_OFF) |
334 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
335 CP_LOAD_STATE_0_STATE_BLOCK(SB_FRAG_MIPADDR) |
336 CP_LOAD_STATE_0_NUM_UNIT(BASETABLE_SZ * bufs));
337 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS) |
338 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
339 for (i = 0; i < bufs; i++) {
340 if (psurf[i]) {
341 struct fd_resource *rsc = fd_resource(psurf[i]->texture);
342 /* Matches above logic for blit_zs shader */
343 if (rsc->stencil && i == 0)
344 rsc = rsc->stencil;
345 unsigned lvl = psurf[i]->u.tex.level;
346 uint32_t offset = fd_resource_offset(rsc, lvl, psurf[i]->u.tex.first_layer);
347 OUT_RELOC(ring, rsc->bo, offset, 0, 0);
348 } else {
349 OUT_RING(ring, 0x00000000);
350 }
351
352 /* pad the remaining entries w/ null: */
353 for (j = 1; j < BASETABLE_SZ; j++) {
354 OUT_RING(ring, 0x00000000);
355 }
356 }
357 }
358
359 void
360 fd3_emit_vertex_bufs(struct fd_ringbuffer *ring, struct fd3_emit *emit)
361 {
362 int32_t i, j, last = -1;
363 uint32_t total_in = 0;
364 const struct fd_vertex_state *vtx = emit->vtx;
365 const struct ir3_shader_variant *vp = fd3_emit_get_vp(emit);
366 unsigned vertex_regid = regid(63, 0);
367 unsigned instance_regid = regid(63, 0);
368 unsigned vtxcnt_regid = regid(63, 0);
369
370 /* Note that sysvals come *after* normal inputs: */
371 for (i = 0; i < vp->inputs_count; i++) {
372 if (!vp->inputs[i].compmask)
373 continue;
374 if (vp->inputs[i].sysval) {
375 switch(vp->inputs[i].slot) {
376 case SYSTEM_VALUE_VERTEX_ID_ZERO_BASE:
377 vertex_regid = vp->inputs[i].regid;
378 break;
379 case SYSTEM_VALUE_INSTANCE_ID:
380 instance_regid = vp->inputs[i].regid;
381 break;
382 case SYSTEM_VALUE_VERTEX_CNT:
383 vtxcnt_regid = vp->inputs[i].regid;
384 break;
385 default:
386 unreachable("invalid system value");
387 break;
388 }
389 } else if (i < vtx->vtx->num_elements) {
390 last = i;
391 }
392 }
393
394 for (i = 0, j = 0; i <= last; i++) {
395 assert(!vp->inputs[i].sysval);
396 if (vp->inputs[i].compmask) {
397 struct pipe_vertex_element *elem = &vtx->vtx->pipe[i];
398 const struct pipe_vertex_buffer *vb =
399 &vtx->vertexbuf.vb[elem->vertex_buffer_index];
400 struct fd_resource *rsc = fd_resource(vb->buffer.resource);
401 enum pipe_format pfmt = elem->src_format;
402 enum a3xx_vtx_fmt fmt = fd3_pipe2vtx(pfmt);
403 bool switchnext = (i != last) ||
404 (vertex_regid != regid(63, 0)) ||
405 (instance_regid != regid(63, 0)) ||
406 (vtxcnt_regid != regid(63, 0));
407 bool isint = util_format_is_pure_integer(pfmt);
408 uint32_t off = vb->buffer_offset + elem->src_offset;
409 uint32_t fs = util_format_get_blocksize(pfmt);
410
411 #ifdef DEBUG
412 /* see dEQP-GLES31.stress.vertex_attribute_binding.buffer_bounds.bind_vertex_buffer_offset_near_wrap_10
413 * should mesa/st be protecting us from this?
414 */
415 if (off > fd_bo_size(rsc->bo))
416 continue;
417 #endif
418
419 debug_assert(fmt != ~0);
420
421 OUT_PKT0(ring, REG_A3XX_VFD_FETCH(j), 2);
422 OUT_RING(ring, A3XX_VFD_FETCH_INSTR_0_FETCHSIZE(fs - 1) |
423 A3XX_VFD_FETCH_INSTR_0_BUFSTRIDE(vb->stride) |
424 COND(switchnext, A3XX_VFD_FETCH_INSTR_0_SWITCHNEXT) |
425 A3XX_VFD_FETCH_INSTR_0_INDEXCODE(j) |
426 COND(elem->instance_divisor, A3XX_VFD_FETCH_INSTR_0_INSTANCED) |
427 A3XX_VFD_FETCH_INSTR_0_STEPRATE(MAX2(1, elem->instance_divisor)));
428 OUT_RELOC(ring, rsc->bo, off, 0, 0);
429
430 OUT_PKT0(ring, REG_A3XX_VFD_DECODE_INSTR(j), 1);
431 OUT_RING(ring, A3XX_VFD_DECODE_INSTR_CONSTFILL |
432 A3XX_VFD_DECODE_INSTR_WRITEMASK(vp->inputs[i].compmask) |
433 A3XX_VFD_DECODE_INSTR_FORMAT(fmt) |
434 A3XX_VFD_DECODE_INSTR_SWAP(fd3_pipe2swap(pfmt)) |
435 A3XX_VFD_DECODE_INSTR_REGID(vp->inputs[i].regid) |
436 A3XX_VFD_DECODE_INSTR_SHIFTCNT(fs) |
437 A3XX_VFD_DECODE_INSTR_LASTCOMPVALID |
438 COND(isint, A3XX_VFD_DECODE_INSTR_INT) |
439 COND(switchnext, A3XX_VFD_DECODE_INSTR_SWITCHNEXT));
440
441 total_in += util_bitcount(vp->inputs[i].compmask);
442 j++;
443 }
444 }
445
446 /* hw doesn't like to be configured for zero vbo's, it seems: */
447 if (last < 0) {
448 /* just recycle the shader bo, we just need to point to *something*
449 * valid:
450 */
451 struct fd_bo *dummy_vbo = vp->bo;
452 bool switchnext = (vertex_regid != regid(63, 0)) ||
453 (instance_regid != regid(63, 0)) ||
454 (vtxcnt_regid != regid(63, 0));
455
456 OUT_PKT0(ring, REG_A3XX_VFD_FETCH(0), 2);
457 OUT_RING(ring, A3XX_VFD_FETCH_INSTR_0_FETCHSIZE(0) |
458 A3XX_VFD_FETCH_INSTR_0_BUFSTRIDE(0) |
459 COND(switchnext, A3XX_VFD_FETCH_INSTR_0_SWITCHNEXT) |
460 A3XX_VFD_FETCH_INSTR_0_INDEXCODE(0) |
461 A3XX_VFD_FETCH_INSTR_0_STEPRATE(1));
462 OUT_RELOC(ring, dummy_vbo, 0, 0, 0);
463
464 OUT_PKT0(ring, REG_A3XX_VFD_DECODE_INSTR(0), 1);
465 OUT_RING(ring, A3XX_VFD_DECODE_INSTR_CONSTFILL |
466 A3XX_VFD_DECODE_INSTR_WRITEMASK(0x1) |
467 A3XX_VFD_DECODE_INSTR_FORMAT(VFMT_8_UNORM) |
468 A3XX_VFD_DECODE_INSTR_SWAP(XYZW) |
469 A3XX_VFD_DECODE_INSTR_REGID(regid(0,0)) |
470 A3XX_VFD_DECODE_INSTR_SHIFTCNT(1) |
471 A3XX_VFD_DECODE_INSTR_LASTCOMPVALID |
472 COND(switchnext, A3XX_VFD_DECODE_INSTR_SWITCHNEXT));
473
474 total_in = 1;
475 j = 1;
476 }
477
478 OUT_PKT0(ring, REG_A3XX_VFD_CONTROL_0, 2);
479 OUT_RING(ring, A3XX_VFD_CONTROL_0_TOTALATTRTOVS(total_in) |
480 A3XX_VFD_CONTROL_0_PACKETSIZE(2) |
481 A3XX_VFD_CONTROL_0_STRMDECINSTRCNT(j) |
482 A3XX_VFD_CONTROL_0_STRMFETCHINSTRCNT(j));
483 OUT_RING(ring, A3XX_VFD_CONTROL_1_MAXSTORAGE(1) | // XXX
484 A3XX_VFD_CONTROL_1_REGID4VTX(vertex_regid) |
485 A3XX_VFD_CONTROL_1_REGID4INST(instance_regid));
486
487 OUT_PKT0(ring, REG_A3XX_VFD_VS_THREADING_THRESHOLD, 1);
488 OUT_RING(ring, A3XX_VFD_VS_THREADING_THRESHOLD_REGID_THRESHOLD(15) |
489 A3XX_VFD_VS_THREADING_THRESHOLD_REGID_VTXCNT(vtxcnt_regid));
490 }
491
492 void
493 fd3_emit_state(struct fd_context *ctx, struct fd_ringbuffer *ring,
494 struct fd3_emit *emit)
495 {
496 const struct ir3_shader_variant *vp = fd3_emit_get_vp(emit);
497 const struct ir3_shader_variant *fp = fd3_emit_get_fp(emit);
498 const enum fd_dirty_3d_state dirty = emit->dirty;
499
500 emit_marker(ring, 5);
501
502 if (dirty & FD_DIRTY_SAMPLE_MASK) {
503 OUT_PKT0(ring, REG_A3XX_RB_MSAA_CONTROL, 1);
504 OUT_RING(ring, A3XX_RB_MSAA_CONTROL_DISABLE |
505 A3XX_RB_MSAA_CONTROL_SAMPLES(MSAA_ONE) |
506 A3XX_RB_MSAA_CONTROL_SAMPLE_MASK(ctx->sample_mask));
507 }
508
509 if ((dirty & (FD_DIRTY_ZSA | FD_DIRTY_PROG | FD_DIRTY_BLEND_DUAL)) &&
510 !emit->binning_pass) {
511 uint32_t val = fd3_zsa_stateobj(ctx->zsa)->rb_render_control |
512 fd3_blend_stateobj(ctx->blend)->rb_render_control;
513
514 val |= COND(fp->frag_face, A3XX_RB_RENDER_CONTROL_FACENESS);
515 val |= COND(fp->frag_coord, A3XX_RB_RENDER_CONTROL_XCOORD |
516 A3XX_RB_RENDER_CONTROL_YCOORD |
517 A3XX_RB_RENDER_CONTROL_ZCOORD |
518 A3XX_RB_RENDER_CONTROL_WCOORD);
519
520 /* I suppose if we needed to (which I don't *think* we need
521 * to), we could emit this for binning pass too. But we
522 * would need to keep a different patch-list for binning
523 * vs render pass.
524 */
525
526 OUT_PKT0(ring, REG_A3XX_RB_RENDER_CONTROL, 1);
527 OUT_RINGP(ring, val, &ctx->batch->rbrc_patches);
528 }
529
530 if (dirty & (FD_DIRTY_ZSA | FD_DIRTY_STENCIL_REF)) {
531 struct fd3_zsa_stateobj *zsa = fd3_zsa_stateobj(ctx->zsa);
532 struct pipe_stencil_ref *sr = &ctx->stencil_ref;
533
534 OUT_PKT0(ring, REG_A3XX_RB_ALPHA_REF, 1);
535 OUT_RING(ring, zsa->rb_alpha_ref);
536
537 OUT_PKT0(ring, REG_A3XX_RB_STENCIL_CONTROL, 1);
538 OUT_RING(ring, zsa->rb_stencil_control);
539
540 OUT_PKT0(ring, REG_A3XX_RB_STENCILREFMASK, 2);
541 OUT_RING(ring, zsa->rb_stencilrefmask |
542 A3XX_RB_STENCILREFMASK_STENCILREF(sr->ref_value[0]));
543 OUT_RING(ring, zsa->rb_stencilrefmask_bf |
544 A3XX_RB_STENCILREFMASK_BF_STENCILREF(sr->ref_value[1]));
545 }
546
547 if (dirty & (FD_DIRTY_ZSA | FD_DIRTY_RASTERIZER | FD_DIRTY_PROG)) {
548 uint32_t val = fd3_zsa_stateobj(ctx->zsa)->rb_depth_control;
549 if (fp->writes_pos) {
550 val |= A3XX_RB_DEPTH_CONTROL_FRAG_WRITES_Z;
551 val |= A3XX_RB_DEPTH_CONTROL_EARLY_Z_DISABLE;
552 }
553 if (fp->no_earlyz) {
554 val |= A3XX_RB_DEPTH_CONTROL_EARLY_Z_DISABLE;
555 }
556 if (!ctx->rasterizer->depth_clip_near) {
557 val |= A3XX_RB_DEPTH_CONTROL_Z_CLAMP_ENABLE;
558 }
559 OUT_PKT0(ring, REG_A3XX_RB_DEPTH_CONTROL, 1);
560 OUT_RING(ring, val);
561 }
562
563 if (dirty & FD_DIRTY_RASTERIZER) {
564 struct fd3_rasterizer_stateobj *rasterizer =
565 fd3_rasterizer_stateobj(ctx->rasterizer);
566
567 OUT_PKT0(ring, REG_A3XX_GRAS_SU_MODE_CONTROL, 1);
568 OUT_RING(ring, rasterizer->gras_su_mode_control);
569
570 OUT_PKT0(ring, REG_A3XX_GRAS_SU_POINT_MINMAX, 2);
571 OUT_RING(ring, rasterizer->gras_su_point_minmax);
572 OUT_RING(ring, rasterizer->gras_su_point_size);
573
574 OUT_PKT0(ring, REG_A3XX_GRAS_SU_POLY_OFFSET_SCALE, 2);
575 OUT_RING(ring, rasterizer->gras_su_poly_offset_scale);
576 OUT_RING(ring, rasterizer->gras_su_poly_offset_offset);
577 }
578
579 if (dirty & (FD_DIRTY_RASTERIZER | FD_DIRTY_PROG)) {
580 uint32_t val = fd3_rasterizer_stateobj(ctx->rasterizer)
581 ->gras_cl_clip_cntl;
582 uint8_t planes = ctx->rasterizer->clip_plane_enable;
583 val |= COND(fp->writes_pos, A3XX_GRAS_CL_CLIP_CNTL_ZCLIP_DISABLE);
584 val |= COND(fp->frag_coord, A3XX_GRAS_CL_CLIP_CNTL_ZCOORD |
585 A3XX_GRAS_CL_CLIP_CNTL_WCOORD);
586 if (!emit->key.ucp_enables)
587 val |= A3XX_GRAS_CL_CLIP_CNTL_NUM_USER_CLIP_PLANES(
588 MIN2(util_bitcount(planes), 6));
589 OUT_PKT0(ring, REG_A3XX_GRAS_CL_CLIP_CNTL, 1);
590 OUT_RING(ring, val);
591 }
592
593 if (dirty & (FD_DIRTY_RASTERIZER | FD_DIRTY_PROG | FD_DIRTY_UCP)) {
594 uint32_t planes = ctx->rasterizer->clip_plane_enable;
595 int count = 0;
596
597 if (emit->key.ucp_enables)
598 planes = 0;
599
600 while (planes && count < 6) {
601 int i = ffs(planes) - 1;
602
603 planes &= ~(1U << i);
604 fd_wfi(ctx->batch, ring);
605 OUT_PKT0(ring, REG_A3XX_GRAS_CL_USER_PLANE(count++), 4);
606 OUT_RING(ring, fui(ctx->ucp.ucp[i][0]));
607 OUT_RING(ring, fui(ctx->ucp.ucp[i][1]));
608 OUT_RING(ring, fui(ctx->ucp.ucp[i][2]));
609 OUT_RING(ring, fui(ctx->ucp.ucp[i][3]));
610 }
611 }
612
613 /* NOTE: since primitive_restart is not actually part of any
614 * state object, we need to make sure that we always emit
615 * PRIM_VTX_CNTL.. either that or be more clever and detect
616 * when it changes.
617 */
618 if (emit->info) {
619 const struct pipe_draw_info *info = emit->info;
620 uint32_t val = fd3_rasterizer_stateobj(ctx->rasterizer)
621 ->pc_prim_vtx_cntl;
622
623 if (!emit->binning_pass) {
624 uint32_t stride_in_vpc = align(fp->total_in, 4) / 4;
625 if (stride_in_vpc > 0)
626 stride_in_vpc = MAX2(stride_in_vpc, 2);
627 val |= A3XX_PC_PRIM_VTX_CNTL_STRIDE_IN_VPC(stride_in_vpc);
628 }
629
630 if (info->index_size && info->primitive_restart) {
631 val |= A3XX_PC_PRIM_VTX_CNTL_PRIMITIVE_RESTART;
632 }
633
634 val |= COND(vp->writes_psize, A3XX_PC_PRIM_VTX_CNTL_PSIZE);
635
636 OUT_PKT0(ring, REG_A3XX_PC_PRIM_VTX_CNTL, 1);
637 OUT_RING(ring, val);
638 }
639
640 if (dirty & (FD_DIRTY_SCISSOR | FD_DIRTY_RASTERIZER | FD_DIRTY_VIEWPORT)) {
641 struct pipe_scissor_state *scissor = fd_context_get_scissor(ctx);
642 int minx = scissor->minx;
643 int miny = scissor->miny;
644 int maxx = scissor->maxx;
645 int maxy = scissor->maxy;
646
647 /* Unfortunately there is no separate depth clip disable, only an all
648 * or nothing deal. So when we disable clipping, we must handle the
649 * viewport clip via scissors.
650 */
651 if (!ctx->rasterizer->depth_clip_near) {
652 struct pipe_viewport_state *vp = &ctx->viewport;
653 minx = MAX2(minx, (int)floorf(vp->translate[0] - fabsf(vp->scale[0])));
654 miny = MAX2(miny, (int)floorf(vp->translate[1] - fabsf(vp->scale[1])));
655 maxx = MIN2(maxx, (int)ceilf(vp->translate[0] + fabsf(vp->scale[0])));
656 maxy = MIN2(maxy, (int)ceilf(vp->translate[1] + fabsf(vp->scale[1])));
657 }
658
659 OUT_PKT0(ring, REG_A3XX_GRAS_SC_WINDOW_SCISSOR_TL, 2);
660 OUT_RING(ring, A3XX_GRAS_SC_WINDOW_SCISSOR_TL_X(minx) |
661 A3XX_GRAS_SC_WINDOW_SCISSOR_TL_Y(miny));
662 OUT_RING(ring, A3XX_GRAS_SC_WINDOW_SCISSOR_BR_X(maxx - 1) |
663 A3XX_GRAS_SC_WINDOW_SCISSOR_BR_Y(maxy - 1));
664
665 ctx->batch->max_scissor.minx = MIN2(ctx->batch->max_scissor.minx, minx);
666 ctx->batch->max_scissor.miny = MIN2(ctx->batch->max_scissor.miny, miny);
667 ctx->batch->max_scissor.maxx = MAX2(ctx->batch->max_scissor.maxx, maxx);
668 ctx->batch->max_scissor.maxy = MAX2(ctx->batch->max_scissor.maxy, maxy);
669 }
670
671 if (dirty & FD_DIRTY_VIEWPORT) {
672 fd_wfi(ctx->batch, ring);
673 OUT_PKT0(ring, REG_A3XX_GRAS_CL_VPORT_XOFFSET, 6);
674 OUT_RING(ring, A3XX_GRAS_CL_VPORT_XOFFSET(ctx->viewport.translate[0] - 0.5));
675 OUT_RING(ring, A3XX_GRAS_CL_VPORT_XSCALE(ctx->viewport.scale[0]));
676 OUT_RING(ring, A3XX_GRAS_CL_VPORT_YOFFSET(ctx->viewport.translate[1] - 0.5));
677 OUT_RING(ring, A3XX_GRAS_CL_VPORT_YSCALE(ctx->viewport.scale[1]));
678 OUT_RING(ring, A3XX_GRAS_CL_VPORT_ZOFFSET(ctx->viewport.translate[2]));
679 OUT_RING(ring, A3XX_GRAS_CL_VPORT_ZSCALE(ctx->viewport.scale[2]));
680 }
681
682 if (dirty & (FD_DIRTY_VIEWPORT | FD_DIRTY_RASTERIZER | FD_DIRTY_FRAMEBUFFER)) {
683 float zmin, zmax;
684 int depth = 24;
685 if (ctx->batch->framebuffer.zsbuf) {
686 depth = util_format_get_component_bits(
687 pipe_surface_format(ctx->batch->framebuffer.zsbuf),
688 UTIL_FORMAT_COLORSPACE_ZS, 0);
689 }
690 util_viewport_zmin_zmax(&ctx->viewport, ctx->rasterizer->clip_halfz,
691 &zmin, &zmax);
692
693 OUT_PKT0(ring, REG_A3XX_RB_Z_CLAMP_MIN, 2);
694 if (depth == 32) {
695 OUT_RING(ring, (uint32_t)(zmin * 0xffffffff));
696 OUT_RING(ring, (uint32_t)(zmax * 0xffffffff));
697 } else if (depth == 16) {
698 OUT_RING(ring, (uint32_t)(zmin * 0xffff));
699 OUT_RING(ring, (uint32_t)(zmax * 0xffff));
700 } else {
701 OUT_RING(ring, (uint32_t)(zmin * 0xffffff));
702 OUT_RING(ring, (uint32_t)(zmax * 0xffffff));
703 }
704 }
705
706 if (dirty & (FD_DIRTY_PROG | FD_DIRTY_FRAMEBUFFER | FD_DIRTY_BLEND_DUAL)) {
707 struct pipe_framebuffer_state *pfb = &ctx->batch->framebuffer;
708 int nr_cbufs = pfb->nr_cbufs;
709 if (fd3_blend_stateobj(ctx->blend)->rb_render_control &
710 A3XX_RB_RENDER_CONTROL_DUAL_COLOR_IN_ENABLE)
711 nr_cbufs++;
712 fd3_program_emit(ring, emit, nr_cbufs, pfb->cbufs);
713 }
714
715 /* TODO we should not need this or fd_wfi() before emit_constants():
716 */
717 OUT_PKT3(ring, CP_EVENT_WRITE, 1);
718 OUT_RING(ring, HLSQ_FLUSH);
719
720 if (emit->prog == &ctx->prog) { /* evil hack to deal sanely with clear path */
721 ir3_emit_vs_consts(vp, ring, ctx, emit->info);
722 if (!emit->binning_pass)
723 ir3_emit_fs_consts(fp, ring, ctx);
724 }
725
726 if (dirty & (FD_DIRTY_BLEND | FD_DIRTY_FRAMEBUFFER)) {
727 struct fd3_blend_stateobj *blend = fd3_blend_stateobj(ctx->blend);
728 uint32_t i;
729
730 for (i = 0; i < ARRAY_SIZE(blend->rb_mrt); i++) {
731 enum pipe_format format =
732 pipe_surface_format(ctx->batch->framebuffer.cbufs[i]);
733 const struct util_format_description *desc =
734 util_format_description(format);
735 bool is_float = util_format_is_float(format);
736 bool is_int = util_format_is_pure_integer(format);
737 bool has_alpha = util_format_has_alpha(format);
738 uint32_t control = blend->rb_mrt[i].control;
739 uint32_t blend_control = blend->rb_mrt[i].blend_control_alpha;
740
741 if (is_int) {
742 control &= (A3XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK |
743 A3XX_RB_MRT_CONTROL_DITHER_MODE__MASK);
744 control |= A3XX_RB_MRT_CONTROL_ROP_CODE(ROP_COPY);
745 }
746
747 if (format == PIPE_FORMAT_NONE)
748 control &= ~A3XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK;
749
750 if (has_alpha) {
751 blend_control |= blend->rb_mrt[i].blend_control_rgb;
752 } else {
753 blend_control |= blend->rb_mrt[i].blend_control_no_alpha_rgb;
754 control &= ~A3XX_RB_MRT_CONTROL_BLEND2;
755 }
756
757 if (format && util_format_get_component_bits(
758 format, UTIL_FORMAT_COLORSPACE_RGB, 0) < 8) {
759 const struct pipe_rt_blend_state *rt;
760 if (ctx->blend->independent_blend_enable)
761 rt = &ctx->blend->rt[i];
762 else
763 rt = &ctx->blend->rt[0];
764
765 if (!util_format_colormask_full(desc, rt->colormask))
766 control |= A3XX_RB_MRT_CONTROL_READ_DEST_ENABLE;
767 }
768
769 OUT_PKT0(ring, REG_A3XX_RB_MRT_CONTROL(i), 1);
770 OUT_RING(ring, control);
771
772 OUT_PKT0(ring, REG_A3XX_RB_MRT_BLEND_CONTROL(i), 1);
773 OUT_RING(ring, blend_control |
774 COND(!is_float, A3XX_RB_MRT_BLEND_CONTROL_CLAMP_ENABLE));
775 }
776 }
777
778 if (dirty & FD_DIRTY_BLEND_COLOR) {
779 struct pipe_blend_color *bcolor = &ctx->blend_color;
780 OUT_PKT0(ring, REG_A3XX_RB_BLEND_RED, 4);
781 OUT_RING(ring, A3XX_RB_BLEND_RED_UINT(bcolor->color[0] * 255.0) |
782 A3XX_RB_BLEND_RED_FLOAT(bcolor->color[0]));
783 OUT_RING(ring, A3XX_RB_BLEND_GREEN_UINT(bcolor->color[1] * 255.0) |
784 A3XX_RB_BLEND_GREEN_FLOAT(bcolor->color[1]));
785 OUT_RING(ring, A3XX_RB_BLEND_BLUE_UINT(bcolor->color[2] * 255.0) |
786 A3XX_RB_BLEND_BLUE_FLOAT(bcolor->color[2]));
787 OUT_RING(ring, A3XX_RB_BLEND_ALPHA_UINT(bcolor->color[3] * 255.0) |
788 A3XX_RB_BLEND_ALPHA_FLOAT(bcolor->color[3]));
789 }
790
791 if (dirty & FD_DIRTY_TEX)
792 fd_wfi(ctx->batch, ring);
793
794 if (ctx->dirty_shader[PIPE_SHADER_VERTEX] & FD_DIRTY_SHADER_TEX)
795 emit_textures(ctx, ring, SB_VERT_TEX, &ctx->tex[PIPE_SHADER_VERTEX]);
796
797 if (ctx->dirty_shader[PIPE_SHADER_FRAGMENT] & FD_DIRTY_SHADER_TEX)
798 emit_textures(ctx, ring, SB_FRAG_TEX, &ctx->tex[PIPE_SHADER_FRAGMENT]);
799 }
800
801 /* emit setup at begin of new cmdstream buffer (don't rely on previous
802 * state, there could have been a context switch between ioctls):
803 */
804 void
805 fd3_emit_restore(struct fd_batch *batch, struct fd_ringbuffer *ring)
806 {
807 struct fd_context *ctx = batch->ctx;
808 struct fd3_context *fd3_ctx = fd3_context(ctx);
809 int i;
810
811 if (ctx->screen->gpu_id == 320) {
812 OUT_PKT3(ring, CP_REG_RMW, 3);
813 OUT_RING(ring, REG_A3XX_RBBM_CLOCK_CTL);
814 OUT_RING(ring, 0xfffcffff);
815 OUT_RING(ring, 0x00000000);
816 }
817
818 fd_wfi(batch, ring);
819 OUT_PKT3(ring, CP_INVALIDATE_STATE, 1);
820 OUT_RING(ring, 0x00007fff);
821
822 OUT_PKT0(ring, REG_A3XX_SP_VS_PVT_MEM_PARAM_REG, 3);
823 OUT_RING(ring, 0x08000001); /* SP_VS_PVT_MEM_CTRL_REG */
824 OUT_RELOC(ring, fd3_ctx->vs_pvt_mem, 0,0,0); /* SP_VS_PVT_MEM_ADDR_REG */
825 OUT_RING(ring, 0x00000000); /* SP_VS_PVT_MEM_SIZE_REG */
826
827 OUT_PKT0(ring, REG_A3XX_SP_FS_PVT_MEM_PARAM_REG, 3);
828 OUT_RING(ring, 0x08000001); /* SP_FS_PVT_MEM_CTRL_REG */
829 OUT_RELOC(ring, fd3_ctx->fs_pvt_mem, 0,0,0); /* SP_FS_PVT_MEM_ADDR_REG */
830 OUT_RING(ring, 0x00000000); /* SP_FS_PVT_MEM_SIZE_REG */
831
832 OUT_PKT0(ring, REG_A3XX_PC_VERTEX_REUSE_BLOCK_CNTL, 1);
833 OUT_RING(ring, 0x0000000b); /* PC_VERTEX_REUSE_BLOCK_CNTL */
834
835 OUT_PKT0(ring, REG_A3XX_GRAS_SC_CONTROL, 1);
836 OUT_RING(ring, A3XX_GRAS_SC_CONTROL_RENDER_MODE(RB_RENDERING_PASS) |
837 A3XX_GRAS_SC_CONTROL_MSAA_SAMPLES(MSAA_ONE) |
838 A3XX_GRAS_SC_CONTROL_RASTER_MODE(0));
839
840 OUT_PKT0(ring, REG_A3XX_RB_MSAA_CONTROL, 2);
841 OUT_RING(ring, A3XX_RB_MSAA_CONTROL_DISABLE |
842 A3XX_RB_MSAA_CONTROL_SAMPLES(MSAA_ONE) |
843 A3XX_RB_MSAA_CONTROL_SAMPLE_MASK(0xffff));
844 OUT_RING(ring, 0x00000000); /* RB_ALPHA_REF */
845
846 OUT_PKT0(ring, REG_A3XX_GRAS_CL_GB_CLIP_ADJ, 1);
847 OUT_RING(ring, A3XX_GRAS_CL_GB_CLIP_ADJ_HORZ(0) |
848 A3XX_GRAS_CL_GB_CLIP_ADJ_VERT(0));
849
850 OUT_PKT0(ring, REG_A3XX_GRAS_TSE_DEBUG_ECO, 1);
851 OUT_RING(ring, 0x00000001); /* GRAS_TSE_DEBUG_ECO */
852
853 OUT_PKT0(ring, REG_A3XX_TPL1_TP_VS_TEX_OFFSET, 1);
854 OUT_RING(ring, A3XX_TPL1_TP_VS_TEX_OFFSET_SAMPLEROFFSET(VERT_TEX_OFF) |
855 A3XX_TPL1_TP_VS_TEX_OFFSET_MEMOBJOFFSET(VERT_TEX_OFF) |
856 A3XX_TPL1_TP_VS_TEX_OFFSET_BASETABLEPTR(BASETABLE_SZ * VERT_TEX_OFF));
857
858 OUT_PKT0(ring, REG_A3XX_TPL1_TP_FS_TEX_OFFSET, 1);
859 OUT_RING(ring, A3XX_TPL1_TP_FS_TEX_OFFSET_SAMPLEROFFSET(FRAG_TEX_OFF) |
860 A3XX_TPL1_TP_FS_TEX_OFFSET_MEMOBJOFFSET(FRAG_TEX_OFF) |
861 A3XX_TPL1_TP_FS_TEX_OFFSET_BASETABLEPTR(BASETABLE_SZ * FRAG_TEX_OFF));
862
863 OUT_PKT0(ring, REG_A3XX_VPC_VARY_CYLWRAP_ENABLE_0, 2);
864 OUT_RING(ring, 0x00000000); /* VPC_VARY_CYLWRAP_ENABLE_0 */
865 OUT_RING(ring, 0x00000000); /* VPC_VARY_CYLWRAP_ENABLE_1 */
866
867 OUT_PKT0(ring, REG_A3XX_UNKNOWN_0E43, 1);
868 OUT_RING(ring, 0x00000001); /* UNKNOWN_0E43 */
869
870 OUT_PKT0(ring, REG_A3XX_UNKNOWN_0F03, 1);
871 OUT_RING(ring, 0x00000001); /* UNKNOWN_0F03 */
872
873 OUT_PKT0(ring, REG_A3XX_UNKNOWN_0EE0, 1);
874 OUT_RING(ring, 0x00000003); /* UNKNOWN_0EE0 */
875
876 OUT_PKT0(ring, REG_A3XX_UNKNOWN_0C3D, 1);
877 OUT_RING(ring, 0x00000001); /* UNKNOWN_0C3D */
878
879 OUT_PKT0(ring, REG_A3XX_HLSQ_PERFCOUNTER0_SELECT, 1);
880 OUT_RING(ring, 0x00000000); /* HLSQ_PERFCOUNTER0_SELECT */
881
882 OUT_PKT0(ring, REG_A3XX_HLSQ_CONST_VSPRESV_RANGE_REG, 2);
883 OUT_RING(ring, A3XX_HLSQ_CONST_VSPRESV_RANGE_REG_STARTENTRY(0) |
884 A3XX_HLSQ_CONST_VSPRESV_RANGE_REG_ENDENTRY(0));
885 OUT_RING(ring, A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_STARTENTRY(0) |
886 A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_ENDENTRY(0));
887
888 fd3_emit_cache_flush(batch, ring);
889
890 OUT_PKT0(ring, REG_A3XX_GRAS_CL_CLIP_CNTL, 1);
891 OUT_RING(ring, 0x00000000); /* GRAS_CL_CLIP_CNTL */
892
893 OUT_PKT0(ring, REG_A3XX_GRAS_SU_POINT_MINMAX, 2);
894 OUT_RING(ring, 0xffc00010); /* GRAS_SU_POINT_MINMAX */
895 OUT_RING(ring, 0x00000008); /* GRAS_SU_POINT_SIZE */
896
897 OUT_PKT0(ring, REG_A3XX_PC_RESTART_INDEX, 1);
898 OUT_RING(ring, 0xffffffff); /* PC_RESTART_INDEX */
899
900 OUT_PKT0(ring, REG_A3XX_RB_WINDOW_OFFSET, 1);
901 OUT_RING(ring, A3XX_RB_WINDOW_OFFSET_X(0) |
902 A3XX_RB_WINDOW_OFFSET_Y(0));
903
904 OUT_PKT0(ring, REG_A3XX_RB_BLEND_RED, 4);
905 OUT_RING(ring, A3XX_RB_BLEND_RED_UINT(0) |
906 A3XX_RB_BLEND_RED_FLOAT(0.0));
907 OUT_RING(ring, A3XX_RB_BLEND_GREEN_UINT(0) |
908 A3XX_RB_BLEND_GREEN_FLOAT(0.0));
909 OUT_RING(ring, A3XX_RB_BLEND_BLUE_UINT(0) |
910 A3XX_RB_BLEND_BLUE_FLOAT(0.0));
911 OUT_RING(ring, A3XX_RB_BLEND_ALPHA_UINT(0xff) |
912 A3XX_RB_BLEND_ALPHA_FLOAT(1.0));
913
914 for (i = 0; i < 6; i++) {
915 OUT_PKT0(ring, REG_A3XX_GRAS_CL_USER_PLANE(i), 4);
916 OUT_RING(ring, 0x00000000); /* GRAS_CL_USER_PLANE[i].X */
917 OUT_RING(ring, 0x00000000); /* GRAS_CL_USER_PLANE[i].Y */
918 OUT_RING(ring, 0x00000000); /* GRAS_CL_USER_PLANE[i].Z */
919 OUT_RING(ring, 0x00000000); /* GRAS_CL_USER_PLANE[i].W */
920 }
921
922 OUT_PKT0(ring, REG_A3XX_PC_VSTREAM_CONTROL, 1);
923 OUT_RING(ring, 0x00000000);
924
925 fd_event_write(batch, ring, CACHE_FLUSH);
926
927 if (is_a3xx_p0(ctx->screen)) {
928 OUT_PKT3(ring, CP_DRAW_INDX, 3);
929 OUT_RING(ring, 0x00000000);
930 OUT_RING(ring, DRAW(1, DI_SRC_SEL_AUTO_INDEX,
931 INDEX_SIZE_IGN, IGNORE_VISIBILITY, 0));
932 OUT_RING(ring, 0); /* NumIndices */
933 }
934
935 OUT_PKT3(ring, CP_NOP, 4);
936 OUT_RING(ring, 0x00000000);
937 OUT_RING(ring, 0x00000000);
938 OUT_RING(ring, 0x00000000);
939 OUT_RING(ring, 0x00000000);
940
941 fd_wfi(batch, ring);
942
943 fd_hw_query_enable(batch, ring);
944 }
945
946 void
947 fd3_emit_init_screen(struct pipe_screen *pscreen)
948 {
949 struct fd_screen *screen = fd_screen(pscreen);
950 screen->emit_const = fd3_emit_const;
951 screen->emit_const_bo = fd3_emit_const_bo;
952 screen->emit_ib = fd3_emit_ib;
953 }
954
955 void
956 fd3_emit_init(struct pipe_context *pctx)
957 {
958 }