projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
freedreno: handle invalidated buffers harder
[mesa.git] / src / gallium / drivers / freedreno / a3xx / fd3_gmem.c
1 /* -*- mode: C; c-file-style: "k&r"; tab-width 4; indent-tabs-mode: t; -*- */
2
3 /*
4 * Copyright (C) 2013 Rob Clark <robclark@freedesktop.org>
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
15 * Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
22 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
23 * SOFTWARE.
24 *
25 * Authors:
26 * Rob Clark <robclark@freedesktop.org>
27 */
28
29 #include "pipe/p_state.h"
30 #include "util/u_string.h"
31 #include "util/u_memory.h"
32 #include "util/u_inlines.h"
33 #include "util/u_format.h"
34
35 #include "freedreno_draw.h"
36 #include "freedreno_state.h"
37 #include "freedreno_resource.h"
38
39 #include "fd3_gmem.h"
40 #include "fd3_context.h"
41 #include "fd3_emit.h"
42 #include "fd3_program.h"
43 #include "fd3_format.h"
44 #include "fd3_zsa.h"
45
46 static void
47 emit_mrt(struct fd_ringbuffer *ring, unsigned nr_bufs,
48 struct pipe_surface **bufs, uint32_t *bases, uint32_t bin_w,
49 bool decode_srgb)
50 {
51 enum a3xx_tile_mode tile_mode;
52 unsigned i;
53
54 if (bin_w) {
55 tile_mode = TILE_32X32;
56 } else {
57 tile_mode = LINEAR;
58 }
59
60 for (i = 0; i < A3XX_MAX_RENDER_TARGETS; i++) {
61 enum pipe_format pformat = 0;
62 enum a3xx_color_fmt format = 0;
63 enum a3xx_color_swap swap = WZYX;
64 bool srgb = false;
65 struct fd_resource *rsc = NULL;
66 struct fd_resource_slice *slice = NULL;
67 uint32_t stride = 0;
68 uint32_t base = 0;
69 uint32_t offset = 0;
70
71 if ((i < nr_bufs) && bufs[i]) {
72 struct pipe_surface *psurf = bufs[i];
73
74 rsc = fd_resource(psurf->texture);
75 pformat = psurf->format;
76 /* In case we're drawing to Z32F_S8, the "color" actually goes to
77 * the stencil
78 */
79 if (rsc->stencil) {
80 rsc = rsc->stencil;
81 pformat = rsc->base.format;
82 if (bases)
83 bases++;
84 }
85 slice = fd_resource_slice(rsc, psurf->u.tex.level);
86 format = fd3_pipe2color(pformat);
87 swap = fd3_pipe2swap(pformat);
88 if (decode_srgb)
89 srgb = util_format_is_srgb(pformat);
90 else
91 pformat = util_format_linear(pformat);
92
93 debug_assert(psurf->u.tex.first_layer == psurf->u.tex.last_layer);
94
95 offset = fd_resource_offset(rsc, psurf->u.tex.level,
96 psurf->u.tex.first_layer);
97
98 if (bin_w) {
99 stride = bin_w * rsc->cpp;
100
101 if (bases) {
102 base = bases[i];
103 }
104 } else {
105 stride = slice->pitch * rsc->cpp;
106 }
107 } else if (i < nr_bufs && bases) {
108 base = bases[i];
109 }
110
111 OUT_PKT0(ring, REG_A3XX_RB_MRT_BUF_INFO(i), 2);
112 OUT_RING(ring, A3XX_RB_MRT_BUF_INFO_COLOR_FORMAT(format) |
113 A3XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE(tile_mode) |
114 A3XX_RB_MRT_BUF_INFO_COLOR_BUF_PITCH(stride) |
115 A3XX_RB_MRT_BUF_INFO_COLOR_SWAP(swap) |
116 COND(srgb, A3XX_RB_MRT_BUF_INFO_COLOR_SRGB));
117 if (bin_w || (i >= nr_bufs) || !bufs[i]) {
118 OUT_RING(ring, A3XX_RB_MRT_BUF_BASE_COLOR_BUF_BASE(base));
119 } else {
120 OUT_RELOCW(ring, rsc->bo, offset, 0, -1);
121 }
122
123 OUT_PKT0(ring, REG_A3XX_SP_FS_IMAGE_OUTPUT_REG(i), 1);
124 OUT_RING(ring, COND((i < nr_bufs) && bufs[i],
125 A3XX_SP_FS_IMAGE_OUTPUT_REG_MRTFORMAT(
126 fd3_fs_output_format(pformat))));
127 }
128 }
129
130 static bool
131 use_hw_binning(struct fd_batch *batch)
132 {
133 struct fd_gmem_stateobj *gmem = &batch->ctx->gmem;
134
135 /* workaround: combining scissor optimization and hw binning
136 * seems problematic. Seems like we end up with a mismatch
137 * between binning pass and rendering pass, wrt. where the hw
138 * thinks the vertices belong. And the blob driver doesn't
139 * seem to implement anything like scissor optimization, so
140 * not entirely sure what I might be missing.
141 *
142 * But scissor optimization is mainly for window managers,
143 * which don't have many vertices (and therefore doesn't
144 * benefit much from binning pass).
145 *
146 * So for now just disable binning if scissor optimization is
147 * used.
148 */
149 if (gmem->minx || gmem->miny)
150 return false;
151
152 if ((gmem->maxpw * gmem->maxph) > 32)
153 return false;
154
155 if ((gmem->maxpw > 15) || (gmem->maxph > 15))
156 return false;
157
158 return fd_binning_enabled && ((gmem->nbins_x * gmem->nbins_y) > 2);
159 }
160
161 /* workaround for (hlsq?) lockup with hw binning on a3xx patchlevel 0 */
162 static void update_vsc_pipe(struct fd_batch *batch);
163 static void
164 emit_binning_workaround(struct fd_batch *batch)
165 {
166 struct fd_context *ctx = batch->ctx;
167 struct fd_gmem_stateobj *gmem = &ctx->gmem;
168 struct fd_ringbuffer *ring = batch->gmem;
169 struct fd3_emit emit = {
170 .debug = &ctx->debug,
171 .vtx = &ctx->solid_vbuf_state,
172 .prog = &ctx->solid_prog,
173 .key = {
174 .half_precision = true,
175 },
176 };
177
178 OUT_PKT0(ring, REG_A3XX_RB_MODE_CONTROL, 2);
179 OUT_RING(ring, A3XX_RB_MODE_CONTROL_RENDER_MODE(RB_RESOLVE_PASS) |
180 A3XX_RB_MODE_CONTROL_MARB_CACHE_SPLIT_MODE |
181 A3XX_RB_MODE_CONTROL_MRT(0));
182 OUT_RING(ring, A3XX_RB_RENDER_CONTROL_BIN_WIDTH(32) |
183 A3XX_RB_RENDER_CONTROL_DISABLE_COLOR_PIPE |
184 A3XX_RB_RENDER_CONTROL_ALPHA_TEST_FUNC(FUNC_NEVER));
185
186 OUT_PKT0(ring, REG_A3XX_RB_COPY_CONTROL, 4);
187 OUT_RING(ring, A3XX_RB_COPY_CONTROL_MSAA_RESOLVE(MSAA_ONE) |
188 A3XX_RB_COPY_CONTROL_MODE(0) |
189 A3XX_RB_COPY_CONTROL_GMEM_BASE(0));
190 OUT_RELOCW(ring, fd_resource(ctx->solid_vbuf)->bo, 0x20, 0, -1); /* RB_COPY_DEST_BASE */
191 OUT_RING(ring, A3XX_RB_COPY_DEST_PITCH_PITCH(128));
192 OUT_RING(ring, A3XX_RB_COPY_DEST_INFO_TILE(LINEAR) |
193 A3XX_RB_COPY_DEST_INFO_FORMAT(RB_R8G8B8A8_UNORM) |
194 A3XX_RB_COPY_DEST_INFO_SWAP(WZYX) |
195 A3XX_RB_COPY_DEST_INFO_COMPONENT_ENABLE(0xf) |
196 A3XX_RB_COPY_DEST_INFO_ENDIAN(ENDIAN_NONE));
197
198 OUT_PKT0(ring, REG_A3XX_GRAS_SC_CONTROL, 1);
199 OUT_RING(ring, A3XX_GRAS_SC_CONTROL_RENDER_MODE(RB_RESOLVE_PASS) |
200 A3XX_GRAS_SC_CONTROL_MSAA_SAMPLES(MSAA_ONE) |
201 A3XX_GRAS_SC_CONTROL_RASTER_MODE(1));
202
203 fd3_program_emit(ring, &emit, 0, NULL);
204 fd3_emit_vertex_bufs(ring, &emit);
205
206 OUT_PKT0(ring, REG_A3XX_HLSQ_CONTROL_0_REG, 4);
207 OUT_RING(ring, A3XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE(FOUR_QUADS) |
208 A3XX_HLSQ_CONTROL_0_REG_FSSUPERTHREADENABLE |
209 A3XX_HLSQ_CONTROL_0_REG_RESERVED2 |
210 A3XX_HLSQ_CONTROL_0_REG_SPCONSTFULLUPDATE);
211 OUT_RING(ring, A3XX_HLSQ_CONTROL_1_REG_VSTHREADSIZE(TWO_QUADS) |
212 A3XX_HLSQ_CONTROL_1_REG_VSSUPERTHREADENABLE);
213 OUT_RING(ring, A3XX_HLSQ_CONTROL_2_REG_PRIMALLOCTHRESHOLD(31));
214 OUT_RING(ring, 0); /* HLSQ_CONTROL_3_REG */
215
216 OUT_PKT0(ring, REG_A3XX_HLSQ_CONST_FSPRESV_RANGE_REG, 1);
217 OUT_RING(ring, A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_STARTENTRY(0x20) |
218 A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_ENDENTRY(0x20));
219
220 OUT_PKT0(ring, REG_A3XX_RB_MSAA_CONTROL, 1);
221 OUT_RING(ring, A3XX_RB_MSAA_CONTROL_DISABLE |
222 A3XX_RB_MSAA_CONTROL_SAMPLES(MSAA_ONE) |
223 A3XX_RB_MSAA_CONTROL_SAMPLE_MASK(0xffff));
224
225 OUT_PKT0(ring, REG_A3XX_RB_DEPTH_CONTROL, 1);
226 OUT_RING(ring, A3XX_RB_DEPTH_CONTROL_ZFUNC(FUNC_NEVER));
227
228 OUT_PKT0(ring, REG_A3XX_RB_STENCIL_CONTROL, 1);
229 OUT_RING(ring, A3XX_RB_STENCIL_CONTROL_FUNC(FUNC_NEVER) |
230 A3XX_RB_STENCIL_CONTROL_FAIL(STENCIL_KEEP) |
231 A3XX_RB_STENCIL_CONTROL_ZPASS(STENCIL_KEEP) |
232 A3XX_RB_STENCIL_CONTROL_ZFAIL(STENCIL_KEEP) |
233 A3XX_RB_STENCIL_CONTROL_FUNC_BF(FUNC_NEVER) |
234 A3XX_RB_STENCIL_CONTROL_FAIL_BF(STENCIL_KEEP) |
235 A3XX_RB_STENCIL_CONTROL_ZPASS_BF(STENCIL_KEEP) |
236 A3XX_RB_STENCIL_CONTROL_ZFAIL_BF(STENCIL_KEEP));
237
238 OUT_PKT0(ring, REG_A3XX_GRAS_SU_MODE_CONTROL, 1);
239 OUT_RING(ring, A3XX_GRAS_SU_MODE_CONTROL_LINEHALFWIDTH(0.0));
240
241 OUT_PKT0(ring, REG_A3XX_VFD_INDEX_MIN, 4);
242 OUT_RING(ring, 0); /* VFD_INDEX_MIN */
243 OUT_RING(ring, 2); /* VFD_INDEX_MAX */
244 OUT_RING(ring, 0); /* VFD_INSTANCEID_OFFSET */
245 OUT_RING(ring, 0); /* VFD_INDEX_OFFSET */
246
247 OUT_PKT0(ring, REG_A3XX_PC_PRIM_VTX_CNTL, 1);
248 OUT_RING(ring, A3XX_PC_PRIM_VTX_CNTL_STRIDE_IN_VPC(0) |
249 A3XX_PC_PRIM_VTX_CNTL_POLYMODE_FRONT_PTYPE(PC_DRAW_TRIANGLES) |
250 A3XX_PC_PRIM_VTX_CNTL_POLYMODE_BACK_PTYPE(PC_DRAW_TRIANGLES) |
251 A3XX_PC_PRIM_VTX_CNTL_PROVOKING_VTX_LAST);
252
253 OUT_PKT0(ring, REG_A3XX_GRAS_SC_WINDOW_SCISSOR_TL, 2);
254 OUT_RING(ring, A3XX_GRAS_SC_WINDOW_SCISSOR_TL_X(0) |
255 A3XX_GRAS_SC_WINDOW_SCISSOR_TL_Y(1));
256 OUT_RING(ring, A3XX_GRAS_SC_WINDOW_SCISSOR_BR_X(0) |
257 A3XX_GRAS_SC_WINDOW_SCISSOR_BR_Y(1));
258
259 OUT_PKT0(ring, REG_A3XX_GRAS_SC_SCREEN_SCISSOR_TL, 2);
260 OUT_RING(ring, A3XX_GRAS_SC_SCREEN_SCISSOR_TL_X(0) |
261 A3XX_GRAS_SC_SCREEN_SCISSOR_TL_Y(0));
262 OUT_RING(ring, A3XX_GRAS_SC_SCREEN_SCISSOR_BR_X(31) |
263 A3XX_GRAS_SC_SCREEN_SCISSOR_BR_Y(0));
264
265 fd_wfi(batch, ring);
266 OUT_PKT0(ring, REG_A3XX_GRAS_CL_VPORT_XOFFSET, 6);
267 OUT_RING(ring, A3XX_GRAS_CL_VPORT_XOFFSET(0.0));
268 OUT_RING(ring, A3XX_GRAS_CL_VPORT_XSCALE(1.0));
269 OUT_RING(ring, A3XX_GRAS_CL_VPORT_YOFFSET(0.0));
270 OUT_RING(ring, A3XX_GRAS_CL_VPORT_YSCALE(1.0));
271 OUT_RING(ring, A3XX_GRAS_CL_VPORT_ZOFFSET(0.0));
272 OUT_RING(ring, A3XX_GRAS_CL_VPORT_ZSCALE(1.0));
273
274 OUT_PKT0(ring, REG_A3XX_GRAS_CL_CLIP_CNTL, 1);
275 OUT_RING(ring, A3XX_GRAS_CL_CLIP_CNTL_CLIP_DISABLE |
276 A3XX_GRAS_CL_CLIP_CNTL_ZFAR_CLIP_DISABLE |
277 A3XX_GRAS_CL_CLIP_CNTL_VP_CLIP_CODE_IGNORE |
278 A3XX_GRAS_CL_CLIP_CNTL_VP_XFORM_DISABLE |
279 A3XX_GRAS_CL_CLIP_CNTL_PERSP_DIVISION_DISABLE);
280
281 OUT_PKT0(ring, REG_A3XX_GRAS_CL_GB_CLIP_ADJ, 1);
282 OUT_RING(ring, A3XX_GRAS_CL_GB_CLIP_ADJ_HORZ(0) |
283 A3XX_GRAS_CL_GB_CLIP_ADJ_VERT(0));
284
285 OUT_PKT3(ring, CP_DRAW_INDX_2, 5);
286 OUT_RING(ring, 0x00000000); /* viz query info. */
287 OUT_RING(ring, DRAW(DI_PT_RECTLIST, DI_SRC_SEL_IMMEDIATE,
288 INDEX_SIZE_32_BIT, IGNORE_VISIBILITY, 0));
289 OUT_RING(ring, 2); /* NumIndices */
290 OUT_RING(ring, 2);
291 OUT_RING(ring, 1);
292 fd_reset_wfi(batch);
293
294 OUT_PKT0(ring, REG_A3XX_HLSQ_CONTROL_0_REG, 1);
295 OUT_RING(ring, A3XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE(TWO_QUADS));
296
297 OUT_PKT0(ring, REG_A3XX_VFD_PERFCOUNTER0_SELECT, 1);
298 OUT_RING(ring, 0x00000000);
299
300 fd_wfi(batch, ring);
301 OUT_PKT0(ring, REG_A3XX_VSC_BIN_SIZE, 1);
302 OUT_RING(ring, A3XX_VSC_BIN_SIZE_WIDTH(gmem->bin_w) |
303 A3XX_VSC_BIN_SIZE_HEIGHT(gmem->bin_h));
304
305 OUT_PKT0(ring, REG_A3XX_GRAS_SC_CONTROL, 1);
306 OUT_RING(ring, A3XX_GRAS_SC_CONTROL_RENDER_MODE(RB_RENDERING_PASS) |
307 A3XX_GRAS_SC_CONTROL_MSAA_SAMPLES(MSAA_ONE) |
308 A3XX_GRAS_SC_CONTROL_RASTER_MODE(0));
309
310 OUT_PKT0(ring, REG_A3XX_GRAS_CL_CLIP_CNTL, 1);
311 OUT_RING(ring, 0x00000000);
312 }
313
314 /* transfer from gmem to system memory (ie. normal RAM) */
315
316 static void
317 emit_gmem2mem_surf(struct fd_batch *batch,
318 enum adreno_rb_copy_control_mode mode,
319 bool stencil,
320 uint32_t base, struct pipe_surface *psurf)
321 {
322 struct fd_ringbuffer *ring = batch->gmem;
323 struct fd_resource *rsc = fd_resource(psurf->texture);
324 enum pipe_format format = psurf->format;
325
326 if (!rsc->valid)
327 return;
328
329 if (stencil) {
330 rsc = rsc->stencil;
331 format = rsc->base.format;
332 }
333
334 struct fd_resource_slice *slice = fd_resource_slice(rsc, psurf->u.tex.level);
335 uint32_t offset = fd_resource_offset(rsc, psurf->u.tex.level,
336 psurf->u.tex.first_layer);
337
338 debug_assert(psurf->u.tex.first_layer == psurf->u.tex.last_layer);
339
340 OUT_PKT0(ring, REG_A3XX_RB_COPY_CONTROL, 4);
341 OUT_RING(ring, A3XX_RB_COPY_CONTROL_MSAA_RESOLVE(MSAA_ONE) |
342 A3XX_RB_COPY_CONTROL_MODE(mode) |
343 A3XX_RB_COPY_CONTROL_GMEM_BASE(base) |
344 COND(format == PIPE_FORMAT_Z32_FLOAT ||
345 format == PIPE_FORMAT_Z32_FLOAT_S8X24_UINT,
346 A3XX_RB_COPY_CONTROL_DEPTH32_RESOLVE));
347
348 OUT_RELOCW(ring, rsc->bo, offset, 0, -1); /* RB_COPY_DEST_BASE */
349 OUT_RING(ring, A3XX_RB_COPY_DEST_PITCH_PITCH(slice->pitch * rsc->cpp));
350 OUT_RING(ring, A3XX_RB_COPY_DEST_INFO_TILE(LINEAR) |
351 A3XX_RB_COPY_DEST_INFO_FORMAT(fd3_pipe2color(format)) |
352 A3XX_RB_COPY_DEST_INFO_COMPONENT_ENABLE(0xf) |
353 A3XX_RB_COPY_DEST_INFO_ENDIAN(ENDIAN_NONE) |
354 A3XX_RB_COPY_DEST_INFO_SWAP(fd3_pipe2swap(format)));
355
356 fd_draw(batch, ring, DI_PT_RECTLIST, IGNORE_VISIBILITY,
357 DI_SRC_SEL_AUTO_INDEX, 2, 0, INDEX_SIZE_IGN, 0, 0, NULL);
358 }
359
360 static void
361 fd3_emit_tile_gmem2mem(struct fd_batch *batch, struct fd_tile *tile)
362 {
363 struct fd_context *ctx = batch->ctx;
364 struct fd_ringbuffer *ring = batch->gmem;
365 struct pipe_framebuffer_state *pfb = &batch->framebuffer;
366 struct fd3_emit emit = {
367 .debug = &ctx->debug,
368 .vtx = &ctx->solid_vbuf_state,
369 .prog = &ctx->solid_prog,
370 .key = {
371 .half_precision = true,
372 },
373 };
374 int i;
375
376 OUT_PKT0(ring, REG_A3XX_RB_DEPTH_CONTROL, 1);
377 OUT_RING(ring, A3XX_RB_DEPTH_CONTROL_ZFUNC(FUNC_NEVER));
378
379 OUT_PKT0(ring, REG_A3XX_RB_STENCIL_CONTROL, 1);
380 OUT_RING(ring, A3XX_RB_STENCIL_CONTROL_FUNC(FUNC_NEVER) |
381 A3XX_RB_STENCIL_CONTROL_FAIL(STENCIL_KEEP) |
382 A3XX_RB_STENCIL_CONTROL_ZPASS(STENCIL_KEEP) |
383 A3XX_RB_STENCIL_CONTROL_ZFAIL(STENCIL_KEEP) |
384 A3XX_RB_STENCIL_CONTROL_FUNC_BF(FUNC_NEVER) |
385 A3XX_RB_STENCIL_CONTROL_FAIL_BF(STENCIL_KEEP) |
386 A3XX_RB_STENCIL_CONTROL_ZPASS_BF(STENCIL_KEEP) |
387 A3XX_RB_STENCIL_CONTROL_ZFAIL_BF(STENCIL_KEEP));
388
389 OUT_PKT0(ring, REG_A3XX_RB_STENCILREFMASK, 2);
390 OUT_RING(ring, 0xff000000 |
391 A3XX_RB_STENCILREFMASK_STENCILREF(0) |
392 A3XX_RB_STENCILREFMASK_STENCILMASK(0) |
393 A3XX_RB_STENCILREFMASK_STENCILWRITEMASK(0xff));
394 OUT_RING(ring, 0xff000000 |
395 A3XX_RB_STENCILREFMASK_STENCILREF(0) |
396 A3XX_RB_STENCILREFMASK_STENCILMASK(0) |
397 A3XX_RB_STENCILREFMASK_STENCILWRITEMASK(0xff));
398
399 OUT_PKT0(ring, REG_A3XX_GRAS_SU_MODE_CONTROL, 1);
400 OUT_RING(ring, A3XX_GRAS_SU_MODE_CONTROL_LINEHALFWIDTH(0));
401
402 OUT_PKT0(ring, REG_A3XX_GRAS_CL_CLIP_CNTL, 1);
403 OUT_RING(ring, 0x00000000); /* GRAS_CL_CLIP_CNTL */
404
405 fd_wfi(batch, ring);
406 OUT_PKT0(ring, REG_A3XX_GRAS_CL_VPORT_XOFFSET, 6);
407 OUT_RING(ring, A3XX_GRAS_CL_VPORT_XOFFSET((float)pfb->width/2.0 - 0.5));
408 OUT_RING(ring, A3XX_GRAS_CL_VPORT_XSCALE((float)pfb->width/2.0));
409 OUT_RING(ring, A3XX_GRAS_CL_VPORT_YOFFSET((float)pfb->height/2.0 - 0.5));
410 OUT_RING(ring, A3XX_GRAS_CL_VPORT_YSCALE(-(float)pfb->height/2.0));
411 OUT_RING(ring, A3XX_GRAS_CL_VPORT_ZOFFSET(0.0));
412 OUT_RING(ring, A3XX_GRAS_CL_VPORT_ZSCALE(1.0));
413
414 OUT_PKT0(ring, REG_A3XX_RB_MODE_CONTROL, 1);
415 OUT_RING(ring, A3XX_RB_MODE_CONTROL_RENDER_MODE(RB_RESOLVE_PASS) |
416 A3XX_RB_MODE_CONTROL_MARB_CACHE_SPLIT_MODE |
417 A3XX_RB_MODE_CONTROL_MRT(0));
418
419 OUT_PKT0(ring, REG_A3XX_RB_RENDER_CONTROL, 1);
420 OUT_RING(ring, A3XX_RB_RENDER_CONTROL_DISABLE_COLOR_PIPE |
421 A3XX_RB_RENDER_CONTROL_ENABLE_GMEM |
422 A3XX_RB_RENDER_CONTROL_ALPHA_TEST_FUNC(FUNC_NEVER) |
423 A3XX_RB_RENDER_CONTROL_BIN_WIDTH(ctx->gmem.bin_w));
424
425 OUT_PKT0(ring, REG_A3XX_GRAS_SC_CONTROL, 1);
426 OUT_RING(ring, A3XX_GRAS_SC_CONTROL_RENDER_MODE(RB_RESOLVE_PASS) |
427 A3XX_GRAS_SC_CONTROL_MSAA_SAMPLES(MSAA_ONE) |
428 A3XX_GRAS_SC_CONTROL_RASTER_MODE(1));
429
430 OUT_PKT0(ring, REG_A3XX_PC_PRIM_VTX_CNTL, 1);
431 OUT_RING(ring, A3XX_PC_PRIM_VTX_CNTL_STRIDE_IN_VPC(0) |
432 A3XX_PC_PRIM_VTX_CNTL_POLYMODE_FRONT_PTYPE(PC_DRAW_TRIANGLES) |
433 A3XX_PC_PRIM_VTX_CNTL_POLYMODE_BACK_PTYPE(PC_DRAW_TRIANGLES) |
434 A3XX_PC_PRIM_VTX_CNTL_PROVOKING_VTX_LAST);
435
436 OUT_PKT0(ring, REG_A3XX_GRAS_SC_WINDOW_SCISSOR_TL, 2);
437 OUT_RING(ring, A3XX_GRAS_SC_WINDOW_SCISSOR_TL_X(0) |
438 A3XX_GRAS_SC_WINDOW_SCISSOR_TL_Y(0));
439 OUT_RING(ring, A3XX_GRAS_SC_WINDOW_SCISSOR_BR_X(pfb->width - 1) |
440 A3XX_GRAS_SC_WINDOW_SCISSOR_BR_Y(pfb->height - 1));
441
442 OUT_PKT0(ring, REG_A3XX_VFD_INDEX_MIN, 4);
443 OUT_RING(ring, 0); /* VFD_INDEX_MIN */
444 OUT_RING(ring, 2); /* VFD_INDEX_MAX */
445 OUT_RING(ring, 0); /* VFD_INSTANCEID_OFFSET */
446 OUT_RING(ring, 0); /* VFD_INDEX_OFFSET */
447
448 fd3_program_emit(ring, &emit, 0, NULL);
449 fd3_emit_vertex_bufs(ring, &emit);
450
451 if (batch->resolve & (FD_BUFFER_DEPTH | FD_BUFFER_STENCIL)) {
452 struct fd_resource *rsc = fd_resource(pfb->zsbuf->texture);
453 if (!rsc->stencil || batch->resolve & FD_BUFFER_DEPTH)
454 emit_gmem2mem_surf(batch, RB_COPY_DEPTH_STENCIL, false,
455 ctx->gmem.zsbuf_base[0], pfb->zsbuf);
456 if (rsc->stencil && batch->resolve & FD_BUFFER_STENCIL)
457 emit_gmem2mem_surf(batch, RB_COPY_DEPTH_STENCIL, true,
458 ctx->gmem.zsbuf_base[1], pfb->zsbuf);
459 }
460
461 if (batch->resolve & FD_BUFFER_COLOR) {
462 for (i = 0; i < pfb->nr_cbufs; i++) {
463 if (!pfb->cbufs[i])
464 continue;
465 if (!(batch->resolve & (PIPE_CLEAR_COLOR0 << i)))
466 continue;
467 emit_gmem2mem_surf(batch, RB_COPY_RESOLVE, false,
468 ctx->gmem.cbuf_base[i], pfb->cbufs[i]);
469 }
470 }
471
472 OUT_PKT0(ring, REG_A3XX_RB_MODE_CONTROL, 1);
473 OUT_RING(ring, A3XX_RB_MODE_CONTROL_RENDER_MODE(RB_RENDERING_PASS) |
474 A3XX_RB_MODE_CONTROL_MARB_CACHE_SPLIT_MODE |
475 A3XX_RB_MODE_CONTROL_MRT(MAX2(1, pfb->nr_cbufs) - 1));
476
477 OUT_PKT0(ring, REG_A3XX_GRAS_SC_CONTROL, 1);
478 OUT_RING(ring, A3XX_GRAS_SC_CONTROL_RENDER_MODE(RB_RENDERING_PASS) |
479 A3XX_GRAS_SC_CONTROL_MSAA_SAMPLES(MSAA_ONE) |
480 A3XX_GRAS_SC_CONTROL_RASTER_MODE(0));
481 }
482
483 /* transfer from system memory to gmem */
484
485 static void
486 emit_mem2gmem_surf(struct fd_batch *batch, uint32_t bases[],
487 struct pipe_surface **psurf, uint32_t bufs, uint32_t bin_w)
488 {
489 struct fd_ringbuffer *ring = batch->gmem;
490 struct pipe_surface *zsbufs[2];
491
492 assert(bufs > 0);
493
494 OUT_PKT0(ring, REG_A3XX_RB_MODE_CONTROL, 1);
495 OUT_RING(ring, A3XX_RB_MODE_CONTROL_RENDER_MODE(RB_RENDERING_PASS) |
496 A3XX_RB_MODE_CONTROL_MARB_CACHE_SPLIT_MODE |
497 A3XX_RB_MODE_CONTROL_MRT(bufs - 1));
498
499 emit_mrt(ring, bufs, psurf, bases, bin_w, false);
500
501 if (psurf[0] && (psurf[0]->format == PIPE_FORMAT_Z32_FLOAT ||
502 psurf[0]->format == PIPE_FORMAT_Z32_FLOAT_S8X24_UINT)) {
503 /* Depth is stored as unorm in gmem, so we have to write it in using a
504 * special blit shader which writes depth.
505 */
506 OUT_PKT0(ring, REG_A3XX_RB_DEPTH_CONTROL, 1);
507 OUT_RING(ring, (A3XX_RB_DEPTH_CONTROL_FRAG_WRITES_Z |
508 A3XX_RB_DEPTH_CONTROL_Z_WRITE_ENABLE |
509 A3XX_RB_DEPTH_CONTROL_Z_ENABLE |
510 A3XX_RB_DEPTH_CONTROL_EARLY_Z_DISABLE |
511 A3XX_RB_DEPTH_CONTROL_ZFUNC(FUNC_ALWAYS)));
512
513 OUT_PKT0(ring, REG_A3XX_RB_DEPTH_INFO, 2);
514 OUT_RING(ring, A3XX_RB_DEPTH_INFO_DEPTH_BASE(bases[0]) |
515 A3XX_RB_DEPTH_INFO_DEPTH_FORMAT(DEPTHX_32));
516 OUT_RING(ring, A3XX_RB_DEPTH_PITCH(4 * batch->ctx->gmem.bin_w));
517
518 if (psurf[0]->format == PIPE_FORMAT_Z32_FLOAT) {
519 OUT_PKT0(ring, REG_A3XX_RB_MRT_CONTROL(0), 1);
520 OUT_RING(ring, 0);
521 } else {
522 /* The gmem_restore_tex logic will put the first buffer's stencil
523 * as color. Supply it with the proper information to make that
524 * happen.
525 */
526 zsbufs[0] = zsbufs[1] = psurf[0];
527 psurf = zsbufs;
528 bufs = 2;
529 }
530 } else {
531 OUT_PKT0(ring, REG_A3XX_SP_FS_OUTPUT_REG, 1);
532 OUT_RING(ring, A3XX_SP_FS_OUTPUT_REG_MRT(bufs - 1));
533 }
534
535 fd3_emit_gmem_restore_tex(ring, psurf, bufs);
536
537 fd_draw(batch, ring, DI_PT_RECTLIST, IGNORE_VISIBILITY,
538 DI_SRC_SEL_AUTO_INDEX, 2, 0, INDEX_SIZE_IGN, 0, 0, NULL);
539 }
540
541 static void
542 fd3_emit_tile_mem2gmem(struct fd_batch *batch, struct fd_tile *tile)
543 {
544 struct fd_context *ctx = batch->ctx;
545 struct fd_gmem_stateobj *gmem = &ctx->gmem;
546 struct fd_ringbuffer *ring = batch->gmem;
547 struct pipe_framebuffer_state *pfb = &batch->framebuffer;
548 struct fd3_emit emit = {
549 .debug = &ctx->debug,
550 .vtx = &ctx->blit_vbuf_state,
551 .sprite_coord_enable = 1,
552 /* NOTE: They all use the same VP, this is for vtx bufs. */
553 .prog = &ctx->blit_prog[0],
554 .key = {
555 .half_precision = fd_half_precision(pfb),
556 },
557 };
558 float x0, y0, x1, y1;
559 unsigned bin_w = tile->bin_w;
560 unsigned bin_h = tile->bin_h;
561 unsigned i;
562
563 /* write texture coordinates to vertexbuf: */
564 x0 = ((float)tile->xoff) / ((float)pfb->width);
565 x1 = ((float)tile->xoff + bin_w) / ((float)pfb->width);
566 y0 = ((float)tile->yoff) / ((float)pfb->height);
567 y1 = ((float)tile->yoff + bin_h) / ((float)pfb->height);
568
569 OUT_PKT3(ring, CP_MEM_WRITE, 5);
570 OUT_RELOCW(ring, fd_resource(ctx->blit_texcoord_vbuf)->bo, 0, 0, 0);
571 OUT_RING(ring, fui(x0));
572 OUT_RING(ring, fui(y0));
573 OUT_RING(ring, fui(x1));
574 OUT_RING(ring, fui(y1));
575
576 fd3_emit_cache_flush(batch, ring);
577
578 for (i = 0; i < 4; i++) {
579 OUT_PKT0(ring, REG_A3XX_RB_MRT_CONTROL(i), 1);
580 OUT_RING(ring, A3XX_RB_MRT_CONTROL_ROP_CODE(ROP_COPY) |
581 A3XX_RB_MRT_CONTROL_DITHER_MODE(DITHER_DISABLE) |
582 A3XX_RB_MRT_CONTROL_COMPONENT_ENABLE(0xf));
583
584 OUT_PKT0(ring, REG_A3XX_RB_MRT_BLEND_CONTROL(i), 1);
585 OUT_RING(ring, A3XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR(FACTOR_ONE) |
586 A3XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE(BLEND_DST_PLUS_SRC) |
587 A3XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR(FACTOR_ZERO) |
588 A3XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR(FACTOR_ONE) |
589 A3XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE(BLEND_DST_PLUS_SRC) |
590 A3XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR(FACTOR_ZERO));
591 }
592
593 OUT_PKT0(ring, REG_A3XX_RB_RENDER_CONTROL, 1);
594 OUT_RING(ring, A3XX_RB_RENDER_CONTROL_ALPHA_TEST_FUNC(FUNC_ALWAYS) |
595 A3XX_RB_RENDER_CONTROL_BIN_WIDTH(gmem->bin_w));
596
597 fd_wfi(batch, ring);
598 OUT_PKT0(ring, REG_A3XX_RB_DEPTH_CONTROL, 1);
599 OUT_RING(ring, A3XX_RB_DEPTH_CONTROL_ZFUNC(FUNC_LESS));
600
601 OUT_PKT0(ring, REG_A3XX_RB_DEPTH_INFO, 2);
602 OUT_RING(ring, 0);
603 OUT_RING(ring, 0);
604
605 OUT_PKT0(ring, REG_A3XX_GRAS_CL_CLIP_CNTL, 1);
606 OUT_RING(ring, A3XX_GRAS_CL_CLIP_CNTL_IJ_PERSP_CENTER); /* GRAS_CL_CLIP_CNTL */
607
608 fd_wfi(batch, ring);
609 OUT_PKT0(ring, REG_A3XX_GRAS_CL_VPORT_XOFFSET, 6);
610 OUT_RING(ring, A3XX_GRAS_CL_VPORT_XOFFSET((float)bin_w/2.0 - 0.5));
611 OUT_RING(ring, A3XX_GRAS_CL_VPORT_XSCALE((float)bin_w/2.0));
612 OUT_RING(ring, A3XX_GRAS_CL_VPORT_YOFFSET((float)bin_h/2.0 - 0.5));
613 OUT_RING(ring, A3XX_GRAS_CL_VPORT_YSCALE(-(float)bin_h/2.0));
614 OUT_RING(ring, A3XX_GRAS_CL_VPORT_ZOFFSET(0.0));
615 OUT_RING(ring, A3XX_GRAS_CL_VPORT_ZSCALE(1.0));
616
617 OUT_PKT0(ring, REG_A3XX_GRAS_SC_WINDOW_SCISSOR_TL, 2);
618 OUT_RING(ring, A3XX_GRAS_SC_WINDOW_SCISSOR_TL_X(0) |
619 A3XX_GRAS_SC_WINDOW_SCISSOR_TL_Y(0));
620 OUT_RING(ring, A3XX_GRAS_SC_WINDOW_SCISSOR_BR_X(bin_w - 1) |
621 A3XX_GRAS_SC_WINDOW_SCISSOR_BR_Y(bin_h - 1));
622
623 OUT_PKT0(ring, REG_A3XX_GRAS_SC_SCREEN_SCISSOR_TL, 2);
624 OUT_RING(ring, A3XX_GRAS_SC_SCREEN_SCISSOR_TL_X(0) |
625 A3XX_GRAS_SC_SCREEN_SCISSOR_TL_Y(0));
626 OUT_RING(ring, A3XX_GRAS_SC_SCREEN_SCISSOR_BR_X(bin_w - 1) |
627 A3XX_GRAS_SC_SCREEN_SCISSOR_BR_Y(bin_h - 1));
628
629 OUT_PKT0(ring, REG_A3XX_RB_STENCIL_CONTROL, 1);
630 OUT_RING(ring, 0x2 |
631 A3XX_RB_STENCIL_CONTROL_FUNC(FUNC_ALWAYS) |
632 A3XX_RB_STENCIL_CONTROL_FAIL(STENCIL_KEEP) |
633 A3XX_RB_STENCIL_CONTROL_ZPASS(STENCIL_KEEP) |
634 A3XX_RB_STENCIL_CONTROL_ZFAIL(STENCIL_KEEP) |
635 A3XX_RB_STENCIL_CONTROL_FUNC_BF(FUNC_ALWAYS) |
636 A3XX_RB_STENCIL_CONTROL_FAIL_BF(STENCIL_KEEP) |
637 A3XX_RB_STENCIL_CONTROL_ZPASS_BF(STENCIL_KEEP) |
638 A3XX_RB_STENCIL_CONTROL_ZFAIL_BF(STENCIL_KEEP));
639
640 OUT_PKT0(ring, REG_A3XX_RB_STENCIL_INFO, 2);
641 OUT_RING(ring, 0); /* RB_STENCIL_INFO */
642 OUT_RING(ring, 0); /* RB_STENCIL_PITCH */
643
644 OUT_PKT0(ring, REG_A3XX_GRAS_SC_CONTROL, 1);
645 OUT_RING(ring, A3XX_GRAS_SC_CONTROL_RENDER_MODE(RB_RENDERING_PASS) |
646 A3XX_GRAS_SC_CONTROL_MSAA_SAMPLES(MSAA_ONE) |
647 A3XX_GRAS_SC_CONTROL_RASTER_MODE(1));
648
649 OUT_PKT0(ring, REG_A3XX_PC_PRIM_VTX_CNTL, 1);
650 OUT_RING(ring, A3XX_PC_PRIM_VTX_CNTL_STRIDE_IN_VPC(2) |
651 A3XX_PC_PRIM_VTX_CNTL_POLYMODE_FRONT_PTYPE(PC_DRAW_TRIANGLES) |
652 A3XX_PC_PRIM_VTX_CNTL_POLYMODE_BACK_PTYPE(PC_DRAW_TRIANGLES) |
653 A3XX_PC_PRIM_VTX_CNTL_PROVOKING_VTX_LAST);
654
655 OUT_PKT0(ring, REG_A3XX_VFD_INDEX_MIN, 4);
656 OUT_RING(ring, 0); /* VFD_INDEX_MIN */
657 OUT_RING(ring, 2); /* VFD_INDEX_MAX */
658 OUT_RING(ring, 0); /* VFD_INSTANCEID_OFFSET */
659 OUT_RING(ring, 0); /* VFD_INDEX_OFFSET */
660
661 fd3_emit_vertex_bufs(ring, &emit);
662
663 /* for gmem pitch/base calculations, we need to use the non-
664 * truncated tile sizes:
665 */
666 bin_w = gmem->bin_w;
667 bin_h = gmem->bin_h;
668
669 if (fd_gmem_needs_restore(batch, tile, FD_BUFFER_COLOR)) {
670 emit.prog = &ctx->blit_prog[pfb->nr_cbufs - 1];
671 emit.fp = NULL; /* frag shader changed so clear cache */
672 fd3_program_emit(ring, &emit, pfb->nr_cbufs, pfb->cbufs);
673 emit_mem2gmem_surf(batch, gmem->cbuf_base, pfb->cbufs, pfb->nr_cbufs, bin_w);
674 }
675
676 if (fd_gmem_needs_restore(batch, tile, FD_BUFFER_DEPTH | FD_BUFFER_STENCIL)) {
677 if (pfb->zsbuf->format != PIPE_FORMAT_Z32_FLOAT_S8X24_UINT &&
678 pfb->zsbuf->format != PIPE_FORMAT_Z32_FLOAT) {
679 /* Non-float can use a regular color write. It's split over 8-bit
680 * components, so half precision is always sufficient.
681 */
682 emit.prog = &ctx->blit_prog[0];
683 emit.key.half_precision = true;
684 } else {
685 /* Float depth needs special blit shader that writes depth */
686 if (pfb->zsbuf->format == PIPE_FORMAT_Z32_FLOAT)
687 emit.prog = &ctx->blit_z;
688 else
689 emit.prog = &ctx->blit_zs;
690 emit.key.half_precision = false;
691 }
692 emit.fp = NULL; /* frag shader changed so clear cache */
693 fd3_program_emit(ring, &emit, 1, &pfb->zsbuf);
694 emit_mem2gmem_surf(batch, gmem->zsbuf_base, &pfb->zsbuf, 1, bin_w);
695 }
696
697 OUT_PKT0(ring, REG_A3XX_GRAS_SC_CONTROL, 1);
698 OUT_RING(ring, A3XX_GRAS_SC_CONTROL_RENDER_MODE(RB_RENDERING_PASS) |
699 A3XX_GRAS_SC_CONTROL_MSAA_SAMPLES(MSAA_ONE) |
700 A3XX_GRAS_SC_CONTROL_RASTER_MODE(0));
701
702 OUT_PKT0(ring, REG_A3XX_RB_MODE_CONTROL, 1);
703 OUT_RING(ring, A3XX_RB_MODE_CONTROL_RENDER_MODE(RB_RENDERING_PASS) |
704 A3XX_RB_MODE_CONTROL_MARB_CACHE_SPLIT_MODE |
705 A3XX_RB_MODE_CONTROL_MRT(MAX2(1, pfb->nr_cbufs) - 1));
706 }
707
708 static void
709 patch_draws(struct fd_batch *batch, enum pc_di_vis_cull_mode vismode)
710 {
711 unsigned i;
712 for (i = 0; i < fd_patch_num_elements(&batch->draw_patches); i++) {
713 struct fd_cs_patch *patch = fd_patch_element(&batch->draw_patches, i);
714 *patch->cs = patch->val | DRAW(0, 0, 0, vismode, 0);
715 }
716 util_dynarray_resize(&batch->draw_patches, 0);
717 }
718
719 static void
720 patch_rbrc(struct fd_batch *batch, uint32_t val)
721 {
722 unsigned i;
723 for (i = 0; i < fd_patch_num_elements(&batch->rbrc_patches); i++) {
724 struct fd_cs_patch *patch = fd_patch_element(&batch->rbrc_patches, i);
725 *patch->cs = patch->val | val;
726 }
727 util_dynarray_resize(&batch->rbrc_patches, 0);
728 }
729
730 /* for rendering directly to system memory: */
731 static void
732 fd3_emit_sysmem_prep(struct fd_batch *batch)
733 {
734 struct pipe_framebuffer_state *pfb = &batch->framebuffer;
735 struct fd_ringbuffer *ring = batch->gmem;
736 uint32_t i, pitch = 0;
737
738 for (i = 0; i < pfb->nr_cbufs; i++) {
739 struct pipe_surface *psurf = pfb->cbufs[i];
740 if (!psurf)
741 continue;
742 pitch = fd_resource(psurf->texture)->slices[psurf->u.tex.level].pitch;
743 }
744
745 fd3_emit_restore(batch, ring);
746
747 OUT_PKT0(ring, REG_A3XX_RB_FRAME_BUFFER_DIMENSION, 1);
748 OUT_RING(ring, A3XX_RB_FRAME_BUFFER_DIMENSION_WIDTH(pfb->width) |
749 A3XX_RB_FRAME_BUFFER_DIMENSION_HEIGHT(pfb->height));
750
751 emit_mrt(ring, pfb->nr_cbufs, pfb->cbufs, NULL, 0, true);
752
753 /* setup scissor/offset for current tile: */
754 OUT_PKT0(ring, REG_A3XX_RB_WINDOW_OFFSET, 1);
755 OUT_RING(ring, A3XX_RB_WINDOW_OFFSET_X(0) |
756 A3XX_RB_WINDOW_OFFSET_Y(0));
757
758 OUT_PKT0(ring, REG_A3XX_GRAS_SC_SCREEN_SCISSOR_TL, 2);
759 OUT_RING(ring, A3XX_GRAS_SC_SCREEN_SCISSOR_TL_X(0) |
760 A3XX_GRAS_SC_SCREEN_SCISSOR_TL_Y(0));
761 OUT_RING(ring, A3XX_GRAS_SC_SCREEN_SCISSOR_BR_X(pfb->width - 1) |
762 A3XX_GRAS_SC_SCREEN_SCISSOR_BR_Y(pfb->height - 1));
763
764 OUT_PKT0(ring, REG_A3XX_RB_MODE_CONTROL, 1);
765 OUT_RING(ring, A3XX_RB_MODE_CONTROL_RENDER_MODE(RB_RENDERING_PASS) |
766 A3XX_RB_MODE_CONTROL_GMEM_BYPASS |
767 A3XX_RB_MODE_CONTROL_MARB_CACHE_SPLIT_MODE |
768 A3XX_RB_MODE_CONTROL_MRT(MAX2(1, pfb->nr_cbufs) - 1));
769
770 patch_draws(batch, IGNORE_VISIBILITY);
771 patch_rbrc(batch, A3XX_RB_RENDER_CONTROL_BIN_WIDTH(pitch));
772 }
773
774 static void
775 update_vsc_pipe(struct fd_batch *batch)
776 {
777 struct fd_context *ctx = batch->ctx;
778 struct fd3_context *fd3_ctx = fd3_context(ctx);
779 struct fd_ringbuffer *ring = batch->gmem;
780 int i;
781
782 OUT_PKT0(ring, REG_A3XX_VSC_SIZE_ADDRESS, 1);
783 OUT_RELOCW(ring, fd3_ctx->vsc_size_mem, 0, 0, 0); /* VSC_SIZE_ADDRESS */
784
785 for (i = 0; i < 8; i++) {
786 struct fd_vsc_pipe *pipe = &ctx->vsc_pipe[i];
787
788 if (!pipe->bo) {
789 pipe->bo = fd_bo_new(ctx->dev, 0x40000,
790 DRM_FREEDRENO_GEM_TYPE_KMEM);
791 }
792
793 OUT_PKT0(ring, REG_A3XX_VSC_PIPE(i), 3);
794 OUT_RING(ring, A3XX_VSC_PIPE_CONFIG_X(pipe->x) |
795 A3XX_VSC_PIPE_CONFIG_Y(pipe->y) |
796 A3XX_VSC_PIPE_CONFIG_W(pipe->w) |
797 A3XX_VSC_PIPE_CONFIG_H(pipe->h));
798 OUT_RELOCW(ring, pipe->bo, 0, 0, 0); /* VSC_PIPE[i].DATA_ADDRESS */
799 OUT_RING(ring, fd_bo_size(pipe->bo) - 32); /* VSC_PIPE[i].DATA_LENGTH */
800 }
801 }
802
803 static void
804 emit_binning_pass(struct fd_batch *batch)
805 {
806 struct fd_context *ctx = batch->ctx;
807 struct fd_gmem_stateobj *gmem = &ctx->gmem;
808 struct pipe_framebuffer_state *pfb = &batch->framebuffer;
809 struct fd_ringbuffer *ring = batch->gmem;
810 int i;
811
812 uint32_t x1 = gmem->minx;
813 uint32_t y1 = gmem->miny;
814 uint32_t x2 = gmem->minx + gmem->width - 1;
815 uint32_t y2 = gmem->miny + gmem->height - 1;
816
817 if (ctx->screen->gpu_id == 320) {
818 emit_binning_workaround(batch);
819 fd_wfi(batch, ring);
820 OUT_PKT3(ring, CP_INVALIDATE_STATE, 1);
821 OUT_RING(ring, 0x00007fff);
822 }
823
824 OUT_PKT0(ring, REG_A3XX_VSC_BIN_CONTROL, 1);
825 OUT_RING(ring, A3XX_VSC_BIN_CONTROL_BINNING_ENABLE);
826
827 OUT_PKT0(ring, REG_A3XX_GRAS_SC_CONTROL, 1);
828 OUT_RING(ring, A3XX_GRAS_SC_CONTROL_RENDER_MODE(RB_TILING_PASS) |
829 A3XX_GRAS_SC_CONTROL_MSAA_SAMPLES(MSAA_ONE) |
830 A3XX_GRAS_SC_CONTROL_RASTER_MODE(0));
831
832 OUT_PKT0(ring, REG_A3XX_RB_FRAME_BUFFER_DIMENSION, 1);
833 OUT_RING(ring, A3XX_RB_FRAME_BUFFER_DIMENSION_WIDTH(pfb->width) |
834 A3XX_RB_FRAME_BUFFER_DIMENSION_HEIGHT(pfb->height));
835
836 OUT_PKT0(ring, REG_A3XX_RB_RENDER_CONTROL, 1);
837 OUT_RING(ring, A3XX_RB_RENDER_CONTROL_ALPHA_TEST_FUNC(FUNC_NEVER) |
838 A3XX_RB_RENDER_CONTROL_DISABLE_COLOR_PIPE |
839 A3XX_RB_RENDER_CONTROL_BIN_WIDTH(gmem->bin_w));
840
841 /* setup scissor/offset for whole screen: */
842 OUT_PKT0(ring, REG_A3XX_RB_WINDOW_OFFSET, 1);
843 OUT_RING(ring, A3XX_RB_WINDOW_OFFSET_X(x1) |
844 A3XX_RB_WINDOW_OFFSET_Y(y1));
845
846 OUT_PKT0(ring, REG_A3XX_RB_LRZ_VSC_CONTROL, 1);
847 OUT_RING(ring, A3XX_RB_LRZ_VSC_CONTROL_BINNING_ENABLE);
848
849 OUT_PKT0(ring, REG_A3XX_GRAS_SC_SCREEN_SCISSOR_TL, 2);
850 OUT_RING(ring, A3XX_GRAS_SC_SCREEN_SCISSOR_TL_X(x1) |
851 A3XX_GRAS_SC_SCREEN_SCISSOR_TL_Y(y1));
852 OUT_RING(ring, A3XX_GRAS_SC_SCREEN_SCISSOR_BR_X(x2) |
853 A3XX_GRAS_SC_SCREEN_SCISSOR_BR_Y(y2));
854
855 OUT_PKT0(ring, REG_A3XX_RB_MODE_CONTROL, 1);
856 OUT_RING(ring, A3XX_RB_MODE_CONTROL_RENDER_MODE(RB_TILING_PASS) |
857 A3XX_RB_MODE_CONTROL_MARB_CACHE_SPLIT_MODE |
858 A3XX_RB_MODE_CONTROL_MRT(0));
859
860 for (i = 0; i < 4; i++) {
861 OUT_PKT0(ring, REG_A3XX_RB_MRT_CONTROL(i), 1);
862 OUT_RING(ring, A3XX_RB_MRT_CONTROL_ROP_CODE(ROP_CLEAR) |
863 A3XX_RB_MRT_CONTROL_DITHER_MODE(DITHER_DISABLE) |
864 A3XX_RB_MRT_CONTROL_COMPONENT_ENABLE(0));
865 }
866
867 OUT_PKT0(ring, REG_A3XX_PC_VSTREAM_CONTROL, 1);
868 OUT_RING(ring, A3XX_PC_VSTREAM_CONTROL_SIZE(1) |
869 A3XX_PC_VSTREAM_CONTROL_N(0));
870
871 /* emit IB to binning drawcmds: */
872 ctx->emit_ib(ring, batch->binning);
873 fd_reset_wfi(batch);
874
875 fd_wfi(batch, ring);
876
877 /* and then put stuff back the way it was: */
878
879 OUT_PKT0(ring, REG_A3XX_VSC_BIN_CONTROL, 1);
880 OUT_RING(ring, 0x00000000);
881
882 OUT_PKT0(ring, REG_A3XX_SP_SP_CTRL_REG, 1);
883 OUT_RING(ring, A3XX_SP_SP_CTRL_REG_RESOLVE |
884 A3XX_SP_SP_CTRL_REG_CONSTMODE(1) |
885 A3XX_SP_SP_CTRL_REG_SLEEPMODE(1) |
886 A3XX_SP_SP_CTRL_REG_L0MODE(0));
887
888 OUT_PKT0(ring, REG_A3XX_RB_LRZ_VSC_CONTROL, 1);
889 OUT_RING(ring, 0x00000000);
890
891 OUT_PKT0(ring, REG_A3XX_GRAS_SC_CONTROL, 1);
892 OUT_RING(ring, A3XX_GRAS_SC_CONTROL_RENDER_MODE(RB_RENDERING_PASS) |
893 A3XX_GRAS_SC_CONTROL_MSAA_SAMPLES(MSAA_ONE) |
894 A3XX_GRAS_SC_CONTROL_RASTER_MODE(0));
895
896 OUT_PKT0(ring, REG_A3XX_RB_MODE_CONTROL, 2);
897 OUT_RING(ring, A3XX_RB_MODE_CONTROL_RENDER_MODE(RB_RENDERING_PASS) |
898 A3XX_RB_MODE_CONTROL_MARB_CACHE_SPLIT_MODE |
899 A3XX_RB_MODE_CONTROL_MRT(pfb->nr_cbufs - 1));
900 OUT_RING(ring, A3XX_RB_RENDER_CONTROL_ENABLE_GMEM |
901 A3XX_RB_RENDER_CONTROL_ALPHA_TEST_FUNC(FUNC_NEVER) |
902 A3XX_RB_RENDER_CONTROL_BIN_WIDTH(gmem->bin_w));
903
904 fd_event_write(batch, ring, CACHE_FLUSH);
905 fd_wfi(batch, ring);
906
907 if (ctx->screen->gpu_id == 320) {
908 /* dummy-draw workaround: */
909 OUT_PKT3(ring, CP_DRAW_INDX, 3);
910 OUT_RING(ring, 0x00000000);
911 OUT_RING(ring, DRAW(1, DI_SRC_SEL_AUTO_INDEX,
912 INDEX_SIZE_IGN, IGNORE_VISIBILITY, 0));
913 OUT_RING(ring, 0); /* NumIndices */
914 fd_reset_wfi(batch);
915 }
916
917 OUT_PKT3(ring, CP_NOP, 4);
918 OUT_RING(ring, 0x00000000);
919 OUT_RING(ring, 0x00000000);
920 OUT_RING(ring, 0x00000000);
921 OUT_RING(ring, 0x00000000);
922
923 fd_wfi(batch, ring);
924
925 if (ctx->screen->gpu_id == 320) {
926 emit_binning_workaround(batch);
927 }
928 }
929
930 /* before first tile */
931 static void
932 fd3_emit_tile_init(struct fd_batch *batch)
933 {
934 struct fd_ringbuffer *ring = batch->gmem;
935 struct pipe_framebuffer_state *pfb = &batch->framebuffer;
936 struct fd_gmem_stateobj *gmem = &batch->ctx->gmem;
937 uint32_t rb_render_control;
938
939 fd3_emit_restore(batch, ring);
940
941 /* note: use gmem->bin_w/h, the bin_w/h parameters may be truncated
942 * at the right and bottom edge tiles
943 */
944 OUT_PKT0(ring, REG_A3XX_VSC_BIN_SIZE, 1);
945 OUT_RING(ring, A3XX_VSC_BIN_SIZE_WIDTH(gmem->bin_w) |
946 A3XX_VSC_BIN_SIZE_HEIGHT(gmem->bin_h));
947
948 update_vsc_pipe(batch);
949
950 fd_wfi(batch, ring);
951 OUT_PKT0(ring, REG_A3XX_RB_FRAME_BUFFER_DIMENSION, 1);
952 OUT_RING(ring, A3XX_RB_FRAME_BUFFER_DIMENSION_WIDTH(pfb->width) |
953 A3XX_RB_FRAME_BUFFER_DIMENSION_HEIGHT(pfb->height));
954
955 if (use_hw_binning(batch)) {
956 /* emit hw binning pass: */
957 emit_binning_pass(batch);
958
959 patch_draws(batch, USE_VISIBILITY);
960 } else {
961 patch_draws(batch, IGNORE_VISIBILITY);
962 }
963
964 rb_render_control = A3XX_RB_RENDER_CONTROL_ENABLE_GMEM |
965 A3XX_RB_RENDER_CONTROL_BIN_WIDTH(gmem->bin_w);
966
967 patch_rbrc(batch, rb_render_control);
968 }
969
970 /* before mem2gmem */
971 static void
972 fd3_emit_tile_prep(struct fd_batch *batch, struct fd_tile *tile)
973 {
974 struct fd_ringbuffer *ring = batch->gmem;
975 struct pipe_framebuffer_state *pfb = &batch->framebuffer;
976
977 OUT_PKT0(ring, REG_A3XX_RB_MODE_CONTROL, 1);
978 OUT_RING(ring, A3XX_RB_MODE_CONTROL_RENDER_MODE(RB_RENDERING_PASS) |
979 A3XX_RB_MODE_CONTROL_MARB_CACHE_SPLIT_MODE |
980 A3XX_RB_MODE_CONTROL_MRT(MAX2(1, pfb->nr_cbufs) - 1));
981 }
982
983 /* before IB to rendering cmds: */
984 static void
985 fd3_emit_tile_renderprep(struct fd_batch *batch, struct fd_tile *tile)
986 {
987 struct fd_context *ctx = batch->ctx;
988 struct fd3_context *fd3_ctx = fd3_context(ctx);
989 struct fd_ringbuffer *ring = batch->gmem;
990 struct fd_gmem_stateobj *gmem = &ctx->gmem;
991 struct pipe_framebuffer_state *pfb = &batch->framebuffer;
992
993 uint32_t x1 = tile->xoff;
994 uint32_t y1 = tile->yoff;
995 uint32_t x2 = tile->xoff + tile->bin_w - 1;
996 uint32_t y2 = tile->yoff + tile->bin_h - 1;
997
998 uint32_t reg;
999
1000 OUT_PKT0(ring, REG_A3XX_RB_DEPTH_INFO, 2);
1001 reg = A3XX_RB_DEPTH_INFO_DEPTH_BASE(gmem->zsbuf_base[0]);
1002 if (pfb->zsbuf) {
1003 reg |= A3XX_RB_DEPTH_INFO_DEPTH_FORMAT(fd_pipe2depth(pfb->zsbuf->format));
1004 }
1005 OUT_RING(ring, reg);
1006 if (pfb->zsbuf) {
1007 struct fd_resource *rsc = fd_resource(pfb->zsbuf->texture);
1008 OUT_RING(ring, A3XX_RB_DEPTH_PITCH(rsc->cpp * gmem->bin_w));
1009 if (rsc->stencil) {
1010 OUT_PKT0(ring, REG_A3XX_RB_STENCIL_INFO, 2);
1011 OUT_RING(ring, A3XX_RB_STENCIL_INFO_STENCIL_BASE(gmem->zsbuf_base[1]));
1012 OUT_RING(ring, A3XX_RB_STENCIL_PITCH(rsc->stencil->cpp * gmem->bin_w));
1013 }
1014 } else {
1015 OUT_RING(ring, 0x00000000);
1016 }
1017
1018 if (use_hw_binning(batch)) {
1019 struct fd_vsc_pipe *pipe = &ctx->vsc_pipe[tile->p];
1020
1021 assert(pipe->w * pipe->h);
1022
1023 fd_event_write(batch, ring, HLSQ_FLUSH);
1024 fd_wfi(batch, ring);
1025
1026 OUT_PKT0(ring, REG_A3XX_PC_VSTREAM_CONTROL, 1);
1027 OUT_RING(ring, A3XX_PC_VSTREAM_CONTROL_SIZE(pipe->w * pipe->h) |
1028 A3XX_PC_VSTREAM_CONTROL_N(tile->n));
1029
1030
1031 OUT_PKT3(ring, CP_SET_BIN_DATA, 2);
1032 OUT_RELOCW(ring, pipe->bo, 0, 0, 0); /* BIN_DATA_ADDR <- VSC_PIPE[p].DATA_ADDRESS */
1033 OUT_RELOCW(ring, fd3_ctx->vsc_size_mem, /* BIN_SIZE_ADDR <- VSC_SIZE_ADDRESS + (p * 4) */
1034 (tile->p * 4), 0, 0);
1035 } else {
1036 OUT_PKT0(ring, REG_A3XX_PC_VSTREAM_CONTROL, 1);
1037 OUT_RING(ring, 0x00000000);
1038 }
1039
1040 OUT_PKT3(ring, CP_SET_BIN, 3);
1041 OUT_RING(ring, 0x00000000);
1042 OUT_RING(ring, CP_SET_BIN_1_X1(x1) | CP_SET_BIN_1_Y1(y1));
1043 OUT_RING(ring, CP_SET_BIN_2_X2(x2) | CP_SET_BIN_2_Y2(y2));
1044
1045 emit_mrt(ring, pfb->nr_cbufs, pfb->cbufs, gmem->cbuf_base, gmem->bin_w, true);
1046
1047 /* setup scissor/offset for current tile: */
1048 OUT_PKT0(ring, REG_A3XX_RB_WINDOW_OFFSET, 1);
1049 OUT_RING(ring, A3XX_RB_WINDOW_OFFSET_X(tile->xoff) |
1050 A3XX_RB_WINDOW_OFFSET_Y(tile->yoff));
1051
1052 OUT_PKT0(ring, REG_A3XX_GRAS_SC_SCREEN_SCISSOR_TL, 2);
1053 OUT_RING(ring, A3XX_GRAS_SC_SCREEN_SCISSOR_TL_X(x1) |
1054 A3XX_GRAS_SC_SCREEN_SCISSOR_TL_Y(y1));
1055 OUT_RING(ring, A3XX_GRAS_SC_SCREEN_SCISSOR_BR_X(x2) |
1056 A3XX_GRAS_SC_SCREEN_SCISSOR_BR_Y(y2));
1057 }
1058
1059 void
1060 fd3_gmem_init(struct pipe_context *pctx)
1061 {
1062 struct fd_context *ctx = fd_context(pctx);
1063
1064 ctx->emit_sysmem_prep = fd3_emit_sysmem_prep;
1065 ctx->emit_tile_init = fd3_emit_tile_init;
1066 ctx->emit_tile_prep = fd3_emit_tile_prep;
1067 ctx->emit_tile_mem2gmem = fd3_emit_tile_mem2gmem;
1068 ctx->emit_tile_renderprep = fd3_emit_tile_renderprep;
1069 ctx->emit_tile_gmem2mem = fd3_emit_tile_gmem2mem;
1070 }