projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
freedreno/a6xx: fix border-color offset
[mesa.git] / src / gallium / drivers / freedreno / a6xx / fd6_emit.c
1 /*
2 * Copyright (C) 2016 Rob Clark <robclark@freedesktop.org>
3 * Copyright © 2018 Google, Inc.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice (including the next
13 * paragraph) shall be included in all copies or substantial portions of the
14 * Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22 * SOFTWARE.
23 *
24 * Authors:
25 * Rob Clark <robclark@freedesktop.org>
26 */
27
28 #include "pipe/p_state.h"
29 #include "util/u_string.h"
30 #include "util/u_memory.h"
31 #include "util/u_helpers.h"
32 #include "util/u_format.h"
33 #include "util/u_viewport.h"
34
35 #include "freedreno_resource.h"
36 #include "freedreno_query_hw.h"
37
38 #include "fd6_emit.h"
39 #include "fd6_blend.h"
40 #include "fd6_context.h"
41 #include "fd6_image.h"
42 #include "fd6_program.h"
43 #include "fd6_rasterizer.h"
44 #include "fd6_texture.h"
45 #include "fd6_format.h"
46 #include "fd6_zsa.h"
47
48 static uint32_t
49 shader_t_to_opcode(gl_shader_stage type)
50 {
51 switch (type) {
52 case MESA_SHADER_VERTEX:
53 case MESA_SHADER_TESS_CTRL:
54 case MESA_SHADER_TESS_EVAL:
55 case MESA_SHADER_GEOMETRY:
56 return CP_LOAD_STATE6_GEOM;
57 case MESA_SHADER_FRAGMENT:
58 case MESA_SHADER_COMPUTE:
59 case MESA_SHADER_KERNEL:
60 return CP_LOAD_STATE6_FRAG;
61 default:
62 unreachable("bad shader type");
63 }
64 }
65
66 /* regid: base const register
67 * prsc or dwords: buffer containing constant values
68 * sizedwords: size of const value buffer
69 */
70 static void
71 fd6_emit_const(struct fd_ringbuffer *ring, gl_shader_stage type,
72 uint32_t regid, uint32_t offset, uint32_t sizedwords,
73 const uint32_t *dwords, struct pipe_resource *prsc)
74 {
75 uint32_t i, sz;
76 enum a6xx_state_src src;
77
78 debug_assert((regid % 4) == 0);
79 debug_assert((sizedwords % 4) == 0);
80
81 if (prsc) {
82 sz = 0;
83 src = SS6_INDIRECT;
84 } else {
85 sz = sizedwords;
86 src = SS6_DIRECT;
87 }
88
89 OUT_PKT7(ring, shader_t_to_opcode(type), 3 + sz);
90 OUT_RING(ring, CP_LOAD_STATE6_0_DST_OFF(regid/4) |
91 CP_LOAD_STATE6_0_STATE_TYPE(ST6_CONSTANTS) |
92 CP_LOAD_STATE6_0_STATE_SRC(src) |
93 CP_LOAD_STATE6_0_STATE_BLOCK(fd6_stage2shadersb(type)) |
94 CP_LOAD_STATE6_0_NUM_UNIT(sizedwords/4));
95 if (prsc) {
96 struct fd_bo *bo = fd_resource(prsc)->bo;
97 OUT_RELOC(ring, bo, offset, 0, 0);
98 } else {
99 OUT_RING(ring, CP_LOAD_STATE6_1_EXT_SRC_ADDR(0));
100 OUT_RING(ring, CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI(0));
101 dwords = (uint32_t *)&((uint8_t *)dwords)[offset];
102 }
103 for (i = 0; i < sz; i++) {
104 OUT_RING(ring, dwords[i]);
105 }
106 }
107
108 static void
109 fd6_emit_const_bo(struct fd_ringbuffer *ring, gl_shader_stage type, boolean write,
110 uint32_t regid, uint32_t num, struct pipe_resource **prscs, uint32_t *offsets)
111 {
112 uint32_t anum = align(num, 2);
113 uint32_t i;
114
115 debug_assert((regid % 4) == 0);
116
117 OUT_PKT7(ring, shader_t_to_opcode(type), 3 + (2 * anum));
118 OUT_RING(ring, CP_LOAD_STATE6_0_DST_OFF(regid/4) |
119 CP_LOAD_STATE6_0_STATE_TYPE(ST6_CONSTANTS)|
120 CP_LOAD_STATE6_0_STATE_SRC(SS6_DIRECT) |
121 CP_LOAD_STATE6_0_STATE_BLOCK(fd6_stage2shadersb(type)) |
122 CP_LOAD_STATE6_0_NUM_UNIT(anum/2));
123 OUT_RING(ring, CP_LOAD_STATE6_1_EXT_SRC_ADDR(0));
124 OUT_RING(ring, CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI(0));
125
126 for (i = 0; i < num; i++) {
127 if (prscs[i]) {
128 if (write) {
129 OUT_RELOCW(ring, fd_resource(prscs[i])->bo, offsets[i], 0, 0);
130 } else {
131 OUT_RELOC(ring, fd_resource(prscs[i])->bo, offsets[i], 0, 0);
132 }
133 } else {
134 OUT_RING(ring, 0xbad00000 | (i << 16));
135 OUT_RING(ring, 0xbad00000 | (i << 16));
136 }
137 }
138
139 for (; i < anum; i++) {
140 OUT_RING(ring, 0xffffffff);
141 OUT_RING(ring, 0xffffffff);
142 }
143 }
144
145 /* Border color layout is diff from a4xx/a5xx.. if it turns out to be
146 * the same as a6xx then move this somewhere common ;-)
147 *
148 * Entry layout looks like (total size, 0x60 bytes):
149 */
150
151 struct PACKED bcolor_entry {
152 uint32_t fp32[4];
153 uint16_t ui16[4];
154 int16_t si16[4];
155 uint16_t fp16[4];
156 uint16_t rgb565;
157 uint16_t rgb5a1;
158 uint16_t rgba4;
159 uint8_t __pad0[2];
160 uint8_t ui8[4];
161 int8_t si8[4];
162 uint32_t rgb10a2;
163 uint32_t z24; /* also s8? */
164 uint16_t srgb[4]; /* appears to duplicate fp16[], but clamped, used for srgb */
165 uint8_t __pad1[24];
166 };
167
168 #define FD6_BORDER_COLOR_SIZE 0x60
169 #define FD6_BORDER_COLOR_UPLOAD_SIZE (2 * PIPE_MAX_SAMPLERS * FD6_BORDER_COLOR_SIZE)
170
171 static void
172 setup_border_colors(struct fd_texture_stateobj *tex, struct bcolor_entry *entries)
173 {
174 unsigned i, j;
175 STATIC_ASSERT(sizeof(struct bcolor_entry) == FD6_BORDER_COLOR_SIZE);
176
177 for (i = 0; i < tex->num_samplers; i++) {
178 struct bcolor_entry *e = &entries[i];
179 struct pipe_sampler_state *sampler = tex->samplers[i];
180 union pipe_color_union *bc;
181
182 if (!sampler)
183 continue;
184
185 bc = &sampler->border_color;
186
187 /*
188 * XXX HACK ALERT XXX
189 *
190 * The border colors need to be swizzled in a particular
191 * format-dependent order. Even though samplers don't know about
192 * formats, we can assume that with a GL state tracker, there's a
193 * 1:1 correspondence between sampler and texture. Take advantage
194 * of that knowledge.
195 */
196 if ((i >= tex->num_textures) || !tex->textures[i])
197 continue;
198
199 enum pipe_format format = tex->textures[i]->format;
200 const struct util_format_description *desc =
201 util_format_description(format);
202
203 e->rgb565 = 0;
204 e->rgb5a1 = 0;
205 e->rgba4 = 0;
206 e->rgb10a2 = 0;
207 e->z24 = 0;
208
209 for (j = 0; j < 4; j++) {
210 int c = desc->swizzle[j];
211 int cd = c;
212
213 /*
214 * HACK: for PIPE_FORMAT_X24S8_UINT we end up w/ the
215 * stencil border color value in bc->ui[0] but according
216 * to desc->swizzle and desc->channel, the .x component
217 * is NONE and the stencil value is in the y component.
218 * Meanwhile the hardware wants this in the .x componetn.
219 */
220 if ((format == PIPE_FORMAT_X24S8_UINT) ||
221 (format == PIPE_FORMAT_X32_S8X24_UINT)) {
222 if (j == 0) {
223 c = 1;
224 cd = 0;
225 } else {
226 continue;
227 }
228 }
229
230 if (c >= 4)
231 continue;
232
233 if (desc->channel[c].pure_integer) {
234 uint16_t clamped;
235 switch (desc->channel[c].size) {
236 case 2:
237 assert(desc->channel[c].type == UTIL_FORMAT_TYPE_UNSIGNED);
238 clamped = CLAMP(bc->ui[j], 0, 0x3);
239 break;
240 case 8:
241 if (desc->channel[c].type == UTIL_FORMAT_TYPE_SIGNED)
242 clamped = CLAMP(bc->i[j], -128, 127);
243 else
244 clamped = CLAMP(bc->ui[j], 0, 255);
245 break;
246 case 10:
247 assert(desc->channel[c].type == UTIL_FORMAT_TYPE_UNSIGNED);
248 clamped = CLAMP(bc->ui[j], 0, 0x3ff);
249 break;
250 case 16:
251 if (desc->channel[c].type == UTIL_FORMAT_TYPE_SIGNED)
252 clamped = CLAMP(bc->i[j], -32768, 32767);
253 else
254 clamped = CLAMP(bc->ui[j], 0, 65535);
255 break;
256 default:
257 assert(!"Unexpected bit size");
258 case 32:
259 clamped = 0;
260 break;
261 }
262 e->fp32[cd] = bc->ui[j];
263 e->fp16[cd] = clamped;
264 } else {
265 float f = bc->f[j];
266 float f_u = CLAMP(f, 0, 1);
267 float f_s = CLAMP(f, -1, 1);
268
269 e->fp32[c] = fui(f);
270 e->fp16[c] = util_float_to_half(f);
271 e->srgb[c] = util_float_to_half(f_u);
272 e->ui16[c] = f_u * 0xffff;
273 e->si16[c] = f_s * 0x7fff;
274 e->ui8[c] = f_u * 0xff;
275 e->si8[c] = f_s * 0x7f;
276 if (c == 1)
277 e->rgb565 |= (int)(f_u * 0x3f) << 5;
278 else if (c < 3)
279 e->rgb565 |= (int)(f_u * 0x1f) << (c ? 11 : 0);
280 if (c == 3)
281 e->rgb5a1 |= (f_u > 0.5) ? 0x8000 : 0;
282 else
283 e->rgb5a1 |= (int)(f_u * 0x1f) << (c * 5);
284 if (c == 3)
285 e->rgb10a2 |= (int)(f_u * 0x3) << 30;
286 else
287 e->rgb10a2 |= (int)(f_u * 0x3ff) << (c * 10);
288 e->rgba4 |= (int)(f_u * 0xf) << (c * 4);
289 if (c == 0)
290 e->z24 = f_u * 0xffffff;
291 }
292 }
293
294 #ifdef DEBUG
295 memset(&e->__pad0, 0, sizeof(e->__pad0));
296 memset(&e->__pad1, 0, sizeof(e->__pad1));
297 #endif
298 }
299 }
300
301 static void
302 emit_border_color(struct fd_context *ctx, struct fd_ringbuffer *ring)
303 {
304 struct fd6_context *fd6_ctx = fd6_context(ctx);
305 struct bcolor_entry *entries;
306 unsigned off;
307 void *ptr;
308
309 STATIC_ASSERT(sizeof(struct bcolor_entry) == FD6_BORDER_COLOR_SIZE);
310
311 u_upload_alloc(fd6_ctx->border_color_uploader,
312 0, FD6_BORDER_COLOR_UPLOAD_SIZE,
313 FD6_BORDER_COLOR_UPLOAD_SIZE, &off,
314 &fd6_ctx->border_color_buf,
315 &ptr);
316
317 entries = ptr;
318
319 setup_border_colors(&ctx->tex[PIPE_SHADER_VERTEX], &entries[0]);
320 setup_border_colors(&ctx->tex[PIPE_SHADER_FRAGMENT],
321 &entries[ctx->tex[PIPE_SHADER_VERTEX].num_samplers]);
322
323 OUT_PKT4(ring, REG_A6XX_SP_TP_BORDER_COLOR_BASE_ADDR_LO, 2);
324 OUT_RELOC(ring, fd_resource(fd6_ctx->border_color_buf)->bo, off, 0, 0);
325
326 u_upload_unmap(fd6_ctx->border_color_uploader);
327 }
328
329 bool
330 fd6_emit_textures(struct fd_pipe *pipe, struct fd_ringbuffer *ring,
331 enum a6xx_state_block sb, struct fd_texture_stateobj *tex,
332 unsigned bcolor_offset,
333 /* can be NULL if no image/SSBO state to merge in: */
334 const struct ir3_shader_variant *v, struct fd_shaderbuf_stateobj *buf,
335 struct fd_shaderimg_stateobj *img)
336 {
337 bool needs_border = false;
338 unsigned opcode, tex_samp_reg, tex_const_reg, tex_count_reg;
339
340 switch (sb) {
341 case SB6_VS_TEX:
342 opcode = CP_LOAD_STATE6_GEOM;
343 tex_samp_reg = REG_A6XX_SP_VS_TEX_SAMP_LO;
344 tex_const_reg = REG_A6XX_SP_VS_TEX_CONST_LO;
345 tex_count_reg = REG_A6XX_SP_VS_TEX_COUNT;
346 break;
347 case SB6_FS_TEX:
348 opcode = CP_LOAD_STATE6_FRAG;
349 tex_samp_reg = REG_A6XX_SP_FS_TEX_SAMP_LO;
350 tex_const_reg = REG_A6XX_SP_FS_TEX_CONST_LO;
351 tex_count_reg = REG_A6XX_SP_FS_TEX_COUNT;
352 break;
353 case SB6_CS_TEX:
354 opcode = CP_LOAD_STATE6_FRAG;
355 tex_samp_reg = REG_A6XX_SP_CS_TEX_SAMP_LO;
356 tex_const_reg = REG_A6XX_SP_CS_TEX_CONST_LO;
357 tex_count_reg = REG_A6XX_SP_CS_TEX_COUNT;
358 break;
359 default:
360 unreachable("bad state block");
361 }
362
363 if (tex->num_samplers > 0) {
364 struct fd_ringbuffer *state =
365 fd_ringbuffer_new_object(pipe, tex->num_samplers * 4 * 4);
366 for (unsigned i = 0; i < tex->num_samplers; i++) {
367 static const struct fd6_sampler_stateobj dummy_sampler = {};
368 const struct fd6_sampler_stateobj *sampler = tex->samplers[i] ?
369 fd6_sampler_stateobj(tex->samplers[i]) : &dummy_sampler;
370 OUT_RING(state, sampler->texsamp0);
371 OUT_RING(state, sampler->texsamp1);
372 OUT_RING(state, sampler->texsamp2 |
373 A6XX_TEX_SAMP_2_BCOLOR_OFFSET((i + bcolor_offset) * sizeof(struct bcolor_entry)));
374 OUT_RING(state, sampler->texsamp3);
375 needs_border |= sampler->needs_border;
376 }
377
378 /* output sampler state: */
379 OUT_PKT7(ring, opcode, 3);
380 OUT_RING(ring, CP_LOAD_STATE6_0_DST_OFF(0) |
381 CP_LOAD_STATE6_0_STATE_TYPE(ST6_SHADER) |
382 CP_LOAD_STATE6_0_STATE_SRC(SS6_INDIRECT) |
383 CP_LOAD_STATE6_0_STATE_BLOCK(sb) |
384 CP_LOAD_STATE6_0_NUM_UNIT(tex->num_samplers));
385 OUT_RB(ring, state); /* SRC_ADDR_LO/HI */
386
387 OUT_PKT4(ring, tex_samp_reg, 2);
388 OUT_RB(ring, state); /* SRC_ADDR_LO/HI */
389
390 fd_ringbuffer_del(state);
391 }
392
393 unsigned num_merged_textures = tex->num_textures;
394 unsigned num_textures = tex->num_textures;
395 if (v) {
396 num_merged_textures += v->image_mapping.num_tex;
397
398 /* There could be more bound textures than what the shader uses.
399 * Which isn't known at shader compile time. So in the case we
400 * are merging tex state, only emit the textures that the shader
401 * uses (since the image/SSBO related tex state comes immediately
402 * after)
403 */
404 num_textures = v->image_mapping.tex_base;
405 }
406
407 if (num_merged_textures > 0) {
408 struct fd_ringbuffer *state =
409 fd_ringbuffer_new_object(pipe, num_merged_textures * 16 * 4);
410 for (unsigned i = 0; i < num_textures; i++) {
411 static const struct fd6_pipe_sampler_view dummy_view = {};
412 const struct fd6_pipe_sampler_view *view = tex->textures[i] ?
413 fd6_pipe_sampler_view(tex->textures[i]) : &dummy_view;
414
415 OUT_RING(state, view->texconst0);
416 OUT_RING(state, view->texconst1);
417 OUT_RING(state, view->texconst2);
418 OUT_RING(state, view->texconst3);
419
420 if (view->base.texture) {
421 struct fd_resource *rsc = fd_resource(view->base.texture);
422 if (view->base.format == PIPE_FORMAT_X32_S8X24_UINT)
423 rsc = rsc->stencil;
424 OUT_RELOC(state, rsc->bo, view->offset,
425 (uint64_t)view->texconst5 << 32, 0);
426 } else {
427 OUT_RING(state, 0x00000000);
428 OUT_RING(state, view->texconst5);
429 }
430
431 OUT_RING(state, view->texconst6);
432 OUT_RING(state, view->texconst7);
433 OUT_RING(state, view->texconst8);
434 OUT_RING(state, view->texconst9);
435 OUT_RING(state, view->texconst10);
436 OUT_RING(state, view->texconst11);
437 OUT_RING(state, 0);
438 OUT_RING(state, 0);
439 OUT_RING(state, 0);
440 OUT_RING(state, 0);
441 }
442
443 if (v) {
444 const struct ir3_ibo_mapping *mapping = &v->image_mapping;
445
446 for (unsigned i = 0; i < mapping->num_tex; i++) {
447 unsigned idx = mapping->tex_to_image[i];
448 if (idx & IBO_SSBO) {
449 fd6_emit_ssbo_tex(state, &buf->sb[idx & ~IBO_SSBO]);
450 } else {
451 fd6_emit_image_tex(state, &img->si[idx]);
452 }
453 }
454 }
455
456 /* emit texture state: */
457 OUT_PKT7(ring, opcode, 3);
458 OUT_RING(ring, CP_LOAD_STATE6_0_DST_OFF(0) |
459 CP_LOAD_STATE6_0_STATE_TYPE(ST6_CONSTANTS) |
460 CP_LOAD_STATE6_0_STATE_SRC(SS6_INDIRECT) |
461 CP_LOAD_STATE6_0_STATE_BLOCK(sb) |
462 CP_LOAD_STATE6_0_NUM_UNIT(num_merged_textures));
463 OUT_RB(ring, state); /* SRC_ADDR_LO/HI */
464
465 OUT_PKT4(ring, tex_const_reg, 2);
466 OUT_RB(ring, state); /* SRC_ADDR_LO/HI */
467
468 fd_ringbuffer_del(state);
469 }
470
471 OUT_PKT4(ring, tex_count_reg, 1);
472 OUT_RING(ring, num_merged_textures);
473
474 return needs_border;
475 }
476
477 /* Emits combined texture state, which also includes any Image/SSBO
478 * related texture state merged in (because we must have all texture
479 * state for a given stage in a single buffer). In the fast-path, if
480 * we don't need to merge in any image/ssbo related texture state, we
481 * just use cached texture stateobj. Otherwise we generate a single-
482 * use stateobj.
483 *
484 * TODO Is there some sane way we can still use cached texture stateobj
485 * with image/ssbo in use?
486 *
487 * returns whether border_color is required:
488 */
489 static bool
490 fd6_emit_combined_textures(struct fd_ringbuffer *ring, struct fd6_emit *emit,
491 enum pipe_shader_type type, const struct ir3_shader_variant *v)
492 {
493 struct fd_context *ctx = emit->ctx;
494 bool needs_border = false;
495
496 static const struct {
497 enum a6xx_state_block sb;
498 enum fd6_state_id state_id;
499 } s[PIPE_SHADER_TYPES] = {
500 [PIPE_SHADER_VERTEX] = { SB6_VS_TEX, FD6_GROUP_VS_TEX },
501 [PIPE_SHADER_FRAGMENT] = { SB6_FS_TEX, FD6_GROUP_FS_TEX },
502 };
503
504 debug_assert(s[type].state_id);
505
506 if (!v->image_mapping.num_tex) {
507 /* in the fast-path, when we don't have to mix in any image/SSBO
508 * related texture state, we can just lookup the stateobj and
509 * re-emit that:
510 */
511 if ((ctx->dirty_shader[type] & FD_DIRTY_SHADER_TEX) &&
512 ctx->tex[type].num_textures > 0) {
513 struct fd6_texture_state *tex = fd6_texture_state(ctx,
514 s[type].sb, &ctx->tex[type]);
515
516 needs_border |= tex->needs_border;
517
518 fd6_emit_add_group(emit, tex->stateobj, s[type].state_id, 0x7);
519 }
520 } else {
521 /* In the slow-path, create a one-shot texture state object
522 * if either TEX|PROG|SSBO|IMAGE state is dirty:
523 */
524 if (ctx->dirty_shader[type] &
525 (FD_DIRTY_SHADER_TEX | FD_DIRTY_SHADER_PROG |
526 FD_DIRTY_SHADER_IMAGE | FD_DIRTY_SHADER_SSBO)) {
527 struct fd_texture_stateobj *tex = &ctx->tex[type];
528 struct fd_shaderbuf_stateobj *buf = &ctx->shaderbuf[type];
529 struct fd_shaderimg_stateobj *img = &ctx->shaderimg[type];
530 struct fd_ringbuffer *stateobj =
531 fd_submit_new_ringbuffer(ctx->batch->submit,
532 0x1000, FD_RINGBUFFER_STREAMING);
533 unsigned bcolor_offset =
534 fd6_border_color_offset(ctx, s[type].sb, tex);
535
536 needs_border |= fd6_emit_textures(ctx->pipe, stateobj, s[type].sb, tex,
537 bcolor_offset, v, buf, img);
538
539 fd6_emit_add_group(emit, stateobj, s[type].state_id, 0x7);
540
541 fd_ringbuffer_del(stateobj);
542 }
543 }
544
545 return needs_border;
546 }
547
548 static struct fd_ringbuffer *
549 build_vbo_state(struct fd6_emit *emit, const struct ir3_shader_variant *vp)
550 {
551 const struct fd_vertex_state *vtx = emit->vtx;
552 int32_t i, j;
553
554 struct fd_ringbuffer *ring = fd_submit_new_ringbuffer(emit->ctx->batch->submit,
555 4 * (10 * vp->inputs_count + 2), FD_RINGBUFFER_STREAMING);
556
557 for (i = 0, j = 0; i <= vp->inputs_count; i++) {
558 if (vp->inputs[i].sysval)
559 continue;
560 if (vp->inputs[i].compmask) {
561 struct pipe_vertex_element *elem = &vtx->vtx->pipe[i];
562 const struct pipe_vertex_buffer *vb =
563 &vtx->vertexbuf.vb[elem->vertex_buffer_index];
564 struct fd_resource *rsc = fd_resource(vb->buffer.resource);
565 enum pipe_format pfmt = elem->src_format;
566 enum a6xx_vtx_fmt fmt = fd6_pipe2vtx(pfmt);
567 bool isint = util_format_is_pure_integer(pfmt);
568 uint32_t off = vb->buffer_offset + elem->src_offset;
569 uint32_t size = fd_bo_size(rsc->bo) - off;
570 debug_assert(fmt != ~0);
571
572 #ifdef DEBUG
573 /* see dEQP-GLES31.stress.vertex_attribute_binding.buffer_bounds.bind_vertex_buffer_offset_near_wrap_10
574 */
575 if (off > fd_bo_size(rsc->bo))
576 continue;
577 #endif
578
579 OUT_PKT4(ring, REG_A6XX_VFD_FETCH(j), 4);
580 OUT_RELOC(ring, rsc->bo, off, 0, 0);
581 OUT_RING(ring, size); /* VFD_FETCH[j].SIZE */
582 OUT_RING(ring, vb->stride); /* VFD_FETCH[j].STRIDE */
583
584 OUT_PKT4(ring, REG_A6XX_VFD_DECODE(j), 2);
585 OUT_RING(ring, A6XX_VFD_DECODE_INSTR_IDX(j) |
586 A6XX_VFD_DECODE_INSTR_FORMAT(fmt) |
587 COND(elem->instance_divisor, A6XX_VFD_DECODE_INSTR_INSTANCED) |
588 A6XX_VFD_DECODE_INSTR_SWAP(fd6_pipe2swap(pfmt)) |
589 A6XX_VFD_DECODE_INSTR_UNK30 |
590 COND(!isint, A6XX_VFD_DECODE_INSTR_FLOAT));
591 OUT_RING(ring, MAX2(1, elem->instance_divisor)); /* VFD_DECODE[j].STEP_RATE */
592
593 OUT_PKT4(ring, REG_A6XX_VFD_DEST_CNTL(j), 1);
594 OUT_RING(ring, A6XX_VFD_DEST_CNTL_INSTR_WRITEMASK(vp->inputs[i].compmask) |
595 A6XX_VFD_DEST_CNTL_INSTR_REGID(vp->inputs[i].regid));
596
597 j++;
598 }
599 }
600
601 OUT_PKT4(ring, REG_A6XX_VFD_CONTROL_0, 1);
602 OUT_RING(ring, A6XX_VFD_CONTROL_0_VTXCNT(j) | (j << 8));
603
604 return ring;
605 }
606
607 static struct fd_ringbuffer *
608 build_lrz(struct fd6_emit *emit, bool binning_pass)
609 {
610 struct fd6_zsa_stateobj *zsa = fd6_zsa_stateobj(emit->ctx->zsa);
611 struct pipe_framebuffer_state *pfb = &emit->ctx->batch->framebuffer;
612 struct fd_resource *rsc = fd_resource(pfb->zsbuf->texture);
613 uint32_t gras_lrz_cntl = zsa->gras_lrz_cntl;
614 uint32_t rb_lrz_cntl = zsa->rb_lrz_cntl;
615
616 struct fd_ringbuffer *ring = fd_submit_new_ringbuffer(emit->ctx->batch->submit,
617 16, FD_RINGBUFFER_STREAMING);
618
619 if (emit->no_lrz_write || !rsc->lrz || !rsc->lrz_valid) {
620 gras_lrz_cntl = 0;
621 rb_lrz_cntl = 0;
622 } else if (binning_pass && zsa->lrz_write) {
623 gras_lrz_cntl |= A6XX_GRAS_LRZ_CNTL_LRZ_WRITE;
624 }
625
626 OUT_PKT4(ring, REG_A6XX_GRAS_LRZ_CNTL, 1);
627 OUT_RING(ring, gras_lrz_cntl);
628
629 OUT_PKT4(ring, REG_A6XX_RB_LRZ_CNTL, 1);
630 OUT_RING(ring, rb_lrz_cntl);
631
632 return ring;
633 }
634
635 static void
636 fd6_emit_streamout(struct fd_ringbuffer *ring, struct fd6_emit *emit, struct ir3_stream_output_info *info)
637 {
638 struct fd_context *ctx = emit->ctx;
639 const struct fd6_program_state *prog = fd6_emit_get_prog(emit);
640 struct fd_streamout_stateobj *so = &ctx->streamout;
641
642 emit->streamout_mask = 0;
643
644 for (unsigned i = 0; i < so->num_targets; i++) {
645 struct pipe_stream_output_target *target = so->targets[i];
646
647 if (!target)
648 continue;
649
650 unsigned offset = (so->offsets[i] * info->stride[i] * 4) +
651 target->buffer_offset;
652
653 OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_BASE_LO(i), 3);
654 /* VPC_SO[i].BUFFER_BASE_LO: */
655 OUT_RELOCW(ring, fd_resource(target->buffer)->bo, 0, 0, 0);
656 OUT_RING(ring, target->buffer_size + offset);
657
658 OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_OFFSET(i), 3);
659 OUT_RING(ring, offset);
660 /* VPC_SO[i].FLUSH_BASE_LO/HI: */
661 // TODO just give hw a dummy addr for now.. we should
662 // be using this an then CP_MEM_TO_REG to set the
663 // VPC_SO[i].BUFFER_OFFSET for the next draw..
664 OUT_RELOCW(ring, fd6_context(ctx)->blit_mem, 0x100, 0, 0);
665
666 emit->streamout_mask |= (1 << i);
667 }
668
669 if (emit->streamout_mask) {
670 const struct fd6_streamout_state *tf = &prog->tf;
671
672 OUT_PKT7(ring, CP_CONTEXT_REG_BUNCH, 12 + (2 * tf->prog_count));
673 OUT_RING(ring, REG_A6XX_VPC_SO_BUF_CNTL);
674 OUT_RING(ring, tf->vpc_so_buf_cntl);
675 OUT_RING(ring, REG_A6XX_VPC_SO_NCOMP(0));
676 OUT_RING(ring, tf->ncomp[0]);
677 OUT_RING(ring, REG_A6XX_VPC_SO_NCOMP(1));
678 OUT_RING(ring, tf->ncomp[1]);
679 OUT_RING(ring, REG_A6XX_VPC_SO_NCOMP(2));
680 OUT_RING(ring, tf->ncomp[2]);
681 OUT_RING(ring, REG_A6XX_VPC_SO_NCOMP(3));
682 OUT_RING(ring, tf->ncomp[3]);
683 OUT_RING(ring, REG_A6XX_VPC_SO_CNTL);
684 OUT_RING(ring, A6XX_VPC_SO_CNTL_ENABLE);
685 for (unsigned i = 0; i < tf->prog_count; i++) {
686 OUT_RING(ring, REG_A6XX_VPC_SO_PROG);
687 OUT_RING(ring, tf->prog[i]);
688 }
689
690 OUT_PKT4(ring, REG_A6XX_VPC_SO_OVERRIDE, 1);
691 OUT_RING(ring, 0x0);
692 } else {
693 OUT_PKT7(ring, CP_CONTEXT_REG_BUNCH, 4);
694 OUT_RING(ring, REG_A6XX_VPC_SO_CNTL);
695 OUT_RING(ring, 0);
696 OUT_RING(ring, REG_A6XX_VPC_SO_BUF_CNTL);
697 OUT_RING(ring, 0);
698
699 OUT_PKT4(ring, REG_A6XX_VPC_SO_OVERRIDE, 1);
700 OUT_RING(ring, A6XX_VPC_SO_OVERRIDE_SO_DISABLE);
701 }
702
703 }
704
705 void
706 fd6_emit_state(struct fd_ringbuffer *ring, struct fd6_emit *emit)
707 {
708 struct fd_context *ctx = emit->ctx;
709 struct pipe_framebuffer_state *pfb = &ctx->batch->framebuffer;
710 const struct fd6_program_state *prog = fd6_emit_get_prog(emit);
711 const struct ir3_shader_variant *vp = emit->vs;
712 const struct ir3_shader_variant *fp = emit->fs;
713 const enum fd_dirty_3d_state dirty = emit->dirty;
714 bool needs_border = false;
715
716 emit_marker6(ring, 5);
717
718 if (emit->dirty & (FD_DIRTY_VTXBUF | FD_DIRTY_VTXSTATE)) {
719 struct fd_ringbuffer *state;
720
721 state = build_vbo_state(emit, emit->vs);
722 fd6_emit_add_group(emit, state, FD6_GROUP_VBO, 0x6);
723 fd_ringbuffer_del(state);
724
725 state = build_vbo_state(emit, emit->bs);
726 fd6_emit_add_group(emit, state, FD6_GROUP_VBO_BINNING, 0x1);
727 fd_ringbuffer_del(state);
728 }
729
730 if (dirty & FD_DIRTY_ZSA) {
731 struct fd6_zsa_stateobj *zsa = fd6_zsa_stateobj(ctx->zsa);
732
733 if (util_format_is_pure_integer(pipe_surface_format(pfb->cbufs[0])))
734 fd6_emit_add_group(emit, zsa->stateobj_no_alpha, FD6_GROUP_ZSA, 0x7);
735 else
736 fd6_emit_add_group(emit, zsa->stateobj, FD6_GROUP_ZSA, 0x7);
737 }
738
739 if ((dirty & (FD_DIRTY_ZSA | FD_DIRTY_PROG)) && pfb->zsbuf) {
740 struct fd_ringbuffer *state;
741
742 state = build_lrz(emit, false);
743 fd6_emit_add_group(emit, state, FD6_GROUP_LRZ, 0x6);
744 fd_ringbuffer_del(state);
745
746 state = build_lrz(emit, true);
747 fd6_emit_add_group(emit, state, FD6_GROUP_LRZ_BINNING, 0x1);
748 fd_ringbuffer_del(state);
749 }
750
751 if (dirty & FD_DIRTY_STENCIL_REF) {
752 struct pipe_stencil_ref *sr = &ctx->stencil_ref;
753
754 OUT_PKT4(ring, REG_A6XX_RB_STENCILREF, 1);
755 OUT_RING(ring, A6XX_RB_STENCILREF_REF(sr->ref_value[0]) |
756 A6XX_RB_STENCILREF_BFREF(sr->ref_value[1]));
757 }
758
759 /* NOTE: scissor enabled bit is part of rasterizer state: */
760 if (dirty & (FD_DIRTY_SCISSOR | FD_DIRTY_RASTERIZER)) {
761 struct pipe_scissor_state *scissor = fd_context_get_scissor(ctx);
762
763 OUT_PKT4(ring, REG_A6XX_GRAS_SC_SCREEN_SCISSOR_TL_0, 2);
764 OUT_RING(ring, A6XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X(scissor->minx) |
765 A6XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y(scissor->miny));
766 OUT_RING(ring, A6XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X(scissor->maxx - 1) |
767 A6XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y(scissor->maxy - 1));
768
769 ctx->batch->max_scissor.minx = MIN2(ctx->batch->max_scissor.minx, scissor->minx);
770 ctx->batch->max_scissor.miny = MIN2(ctx->batch->max_scissor.miny, scissor->miny);
771 ctx->batch->max_scissor.maxx = MAX2(ctx->batch->max_scissor.maxx, scissor->maxx);
772 ctx->batch->max_scissor.maxy = MAX2(ctx->batch->max_scissor.maxy, scissor->maxy);
773 }
774
775 if (dirty & FD_DIRTY_VIEWPORT) {
776 struct pipe_scissor_state *scissor = &ctx->viewport_scissor;
777
778 OUT_PKT4(ring, REG_A6XX_GRAS_CL_VPORT_XOFFSET_0, 6);
779 OUT_RING(ring, A6XX_GRAS_CL_VPORT_XOFFSET_0(ctx->viewport.translate[0]));
780 OUT_RING(ring, A6XX_GRAS_CL_VPORT_XSCALE_0(ctx->viewport.scale[0]));
781 OUT_RING(ring, A6XX_GRAS_CL_VPORT_YOFFSET_0(ctx->viewport.translate[1]));
782 OUT_RING(ring, A6XX_GRAS_CL_VPORT_YSCALE_0(ctx->viewport.scale[1]));
783 OUT_RING(ring, A6XX_GRAS_CL_VPORT_ZOFFSET_0(ctx->viewport.translate[2]));
784 OUT_RING(ring, A6XX_GRAS_CL_VPORT_ZSCALE_0(ctx->viewport.scale[2]));
785
786 OUT_PKT4(ring, REG_A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0, 2);
787 OUT_RING(ring, A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X(scissor->minx) |
788 A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y(scissor->miny));
789 OUT_RING(ring, A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X(scissor->maxx - 1) |
790 A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y(scissor->maxy - 1));
791
792 unsigned guardband_x = fd_calc_guardband(scissor->maxx - scissor->minx);
793 unsigned guardband_y = fd_calc_guardband(scissor->maxy - scissor->miny);
794
795 OUT_PKT4(ring, REG_A6XX_GRAS_CL_GUARDBAND_CLIP_ADJ, 1);
796 OUT_RING(ring, A6XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ(guardband_x) |
797 A6XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT(guardband_y));
798 }
799
800 if (dirty & FD_DIRTY_PROG) {
801 fd6_emit_add_group(emit, prog->stateobj, FD6_GROUP_PROG, 0x6);
802 fd6_emit_add_group(emit, prog->binning_stateobj,
803 FD6_GROUP_PROG_BINNING, 0x1);
804
805 /* emit remaining non-stateobj program state, ie. what depends
806 * on other emit state, so cannot be pre-baked. This could
807 * be moved to a separate stateobj which is dynamically
808 * created.
809 */
810 fd6_program_emit(ring, emit);
811 }
812
813 if (dirty & FD_DIRTY_RASTERIZER) {
814 struct fd6_rasterizer_stateobj *rasterizer =
815 fd6_rasterizer_stateobj(ctx->rasterizer);
816 fd6_emit_add_group(emit, rasterizer->stateobj,
817 FD6_GROUP_RASTERIZER, 0x7);
818 }
819
820 /* Since the primitive restart state is not part of a tracked object, we
821 * re-emit this register every time.
822 */
823 if (emit->info && ctx->rasterizer) {
824 struct fd6_rasterizer_stateobj *rasterizer =
825 fd6_rasterizer_stateobj(ctx->rasterizer);
826 OUT_PKT4(ring, REG_A6XX_PC_UNKNOWN_9806, 1);
827 OUT_RING(ring, 0);
828 OUT_PKT4(ring, REG_A6XX_PC_UNKNOWN_9990, 1);
829 OUT_RING(ring, 0);
830 OUT_PKT4(ring, REG_A6XX_VFD_UNKNOWN_A008, 1);
831 OUT_RING(ring, 0);
832
833 OUT_PKT4(ring, REG_A6XX_PC_PRIMITIVE_CNTL_0, 1);
834 OUT_RING(ring, rasterizer->pc_primitive_cntl |
835 COND(emit->info->primitive_restart && emit->info->index_size,
836 A6XX_PC_PRIMITIVE_CNTL_0_PRIMITIVE_RESTART));
837 }
838
839 if (dirty & (FD_DIRTY_FRAMEBUFFER | FD_DIRTY_RASTERIZER | FD_DIRTY_PROG)) {
840 unsigned nr = pfb->nr_cbufs;
841
842 if (ctx->rasterizer->rasterizer_discard)
843 nr = 0;
844
845 OUT_PKT4(ring, REG_A6XX_RB_FS_OUTPUT_CNTL0, 2);
846 OUT_RING(ring, COND(fp->writes_pos, A6XX_RB_FS_OUTPUT_CNTL0_FRAG_WRITES_Z));
847 OUT_RING(ring, A6XX_RB_FS_OUTPUT_CNTL1_MRT(nr));
848
849 OUT_PKT4(ring, REG_A6XX_SP_FS_OUTPUT_CNTL1, 1);
850 OUT_RING(ring, A6XX_SP_FS_OUTPUT_CNTL1_MRT(nr));
851 }
852
853 #define DIRTY_CONST (FD_DIRTY_SHADER_PROG | FD_DIRTY_SHADER_CONST | \
854 FD_DIRTY_SHADER_SSBO | FD_DIRTY_SHADER_IMAGE)
855
856 if (ctx->dirty_shader[PIPE_SHADER_VERTEX] & DIRTY_CONST) {
857 struct fd_ringbuffer *vsconstobj = fd_submit_new_ringbuffer(
858 ctx->batch->submit, 0x1000, FD_RINGBUFFER_STREAMING);
859
860 OUT_WFI5(vsconstobj);
861 ir3_emit_vs_consts(vp, vsconstobj, ctx, emit->info);
862 fd6_emit_add_group(emit, vsconstobj, FD6_GROUP_VS_CONST, 0x7);
863 fd_ringbuffer_del(vsconstobj);
864 }
865
866 if (ctx->dirty_shader[PIPE_SHADER_FRAGMENT] & DIRTY_CONST) {
867 struct fd_ringbuffer *fsconstobj = fd_submit_new_ringbuffer(
868 ctx->batch->submit, 0x1000, FD_RINGBUFFER_STREAMING);
869
870 OUT_WFI5(fsconstobj);
871 ir3_emit_fs_consts(fp, fsconstobj, ctx);
872 fd6_emit_add_group(emit, fsconstobj, FD6_GROUP_FS_CONST, 0x6);
873 fd_ringbuffer_del(fsconstobj);
874 }
875
876 struct ir3_stream_output_info *info = &vp->shader->stream_output;
877 if (info->num_outputs)
878 fd6_emit_streamout(ring, emit, info);
879
880 if (dirty & FD_DIRTY_BLEND) {
881 struct fd6_blend_stateobj *blend = fd6_blend_stateobj(ctx->blend);
882 uint32_t i;
883
884 for (i = 0; i < A6XX_MAX_RENDER_TARGETS; i++) {
885 enum pipe_format format = pipe_surface_format(pfb->cbufs[i]);
886 bool is_int = util_format_is_pure_integer(format);
887 bool has_alpha = util_format_has_alpha(format);
888 uint32_t control = blend->rb_mrt[i].control;
889 uint32_t blend_control = blend->rb_mrt[i].blend_control_alpha;
890
891 if (is_int) {
892 control &= A6XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK;
893 control |= A6XX_RB_MRT_CONTROL_ROP_CODE(ROP_COPY);
894 }
895
896 if (has_alpha) {
897 blend_control |= blend->rb_mrt[i].blend_control_rgb;
898 } else {
899 blend_control |= blend->rb_mrt[i].blend_control_no_alpha_rgb;
900 control &= ~A6XX_RB_MRT_CONTROL_BLEND2;
901 }
902
903 OUT_PKT4(ring, REG_A6XX_RB_MRT_CONTROL(i), 1);
904 OUT_RING(ring, control);
905
906 OUT_PKT4(ring, REG_A6XX_RB_MRT_BLEND_CONTROL(i), 1);
907 OUT_RING(ring, blend_control);
908 }
909
910 OUT_PKT4(ring, REG_A6XX_SP_BLEND_CNTL, 1);
911 OUT_RING(ring, blend->sp_blend_cntl);
912 }
913
914 if (dirty & (FD_DIRTY_BLEND | FD_DIRTY_SAMPLE_MASK)) {
915 struct fd6_blend_stateobj *blend = fd6_blend_stateobj(ctx->blend);
916
917 OUT_PKT4(ring, REG_A6XX_RB_BLEND_CNTL, 1);
918 OUT_RING(ring, blend->rb_blend_cntl |
919 A6XX_RB_BLEND_CNTL_SAMPLE_MASK(ctx->sample_mask));
920 }
921
922 if (dirty & FD_DIRTY_BLEND_COLOR) {
923 struct pipe_blend_color *bcolor = &ctx->blend_color;
924
925 OUT_PKT4(ring, REG_A6XX_RB_BLEND_RED_F32, 4);
926 OUT_RING(ring, A6XX_RB_BLEND_RED_F32(bcolor->color[0]));
927 OUT_RING(ring, A6XX_RB_BLEND_GREEN_F32(bcolor->color[1]));
928 OUT_RING(ring, A6XX_RB_BLEND_BLUE_F32(bcolor->color[2]));
929 OUT_RING(ring, A6XX_RB_BLEND_ALPHA_F32(bcolor->color[3]));
930 }
931
932 needs_border |= fd6_emit_combined_textures(ring, emit, PIPE_SHADER_VERTEX, vp);
933 needs_border |= fd6_emit_combined_textures(ring, emit, PIPE_SHADER_FRAGMENT, fp);
934
935 if (needs_border)
936 emit_border_color(ctx, ring);
937
938 if (ctx->dirty_shader[PIPE_SHADER_FRAGMENT] &
939 (FD_DIRTY_SHADER_SSBO | FD_DIRTY_SHADER_IMAGE)) {
940 struct fd_ringbuffer *state =
941 fd6_build_ibo_state(ctx, fp, PIPE_SHADER_FRAGMENT);
942 struct fd_ringbuffer *obj = fd_submit_new_ringbuffer(
943 ctx->batch->submit, 9 * 4, FD_RINGBUFFER_STREAMING);
944 const struct ir3_ibo_mapping *mapping = &fp->image_mapping;
945
946 OUT_PKT7(obj, CP_LOAD_STATE6, 3);
947 OUT_RING(obj, CP_LOAD_STATE6_0_DST_OFF(0) |
948 CP_LOAD_STATE6_0_STATE_TYPE(ST6_SHADER) |
949 CP_LOAD_STATE6_0_STATE_SRC(SS6_INDIRECT) |
950 CP_LOAD_STATE6_0_STATE_BLOCK(SB6_IBO) |
951 CP_LOAD_STATE6_0_NUM_UNIT(mapping->num_ibo));
952 OUT_RB(obj, state);
953
954 OUT_PKT4(obj, REG_A6XX_SP_IBO_LO, 2);
955 OUT_RB(obj, state);
956
957 OUT_PKT4(obj, REG_A6XX_SP_IBO_COUNT, 1);
958 OUT_RING(obj, mapping->num_ibo);
959
960 fd6_emit_add_group(emit, obj, FD6_GROUP_IBO, 0x7);
961 fd_ringbuffer_del(obj);
962 fd_ringbuffer_del(state);
963 }
964
965 if (emit->num_groups > 0) {
966 OUT_PKT7(ring, CP_SET_DRAW_STATE, 3 * emit->num_groups);
967 for (unsigned i = 0; i < emit->num_groups; i++) {
968 struct fd6_state_group *g = &emit->groups[i];
969 unsigned n = fd_ringbuffer_size(g->stateobj) / 4;
970
971 if (n == 0) {
972 OUT_RING(ring, CP_SET_DRAW_STATE__0_COUNT(0) |
973 CP_SET_DRAW_STATE__0_DISABLE |
974 CP_SET_DRAW_STATE__0_ENABLE_MASK(g->enable_mask) |
975 CP_SET_DRAW_STATE__0_GROUP_ID(g->group_id));
976 OUT_RING(ring, 0x00000000);
977 OUT_RING(ring, 0x00000000);
978 } else {
979 OUT_RING(ring, CP_SET_DRAW_STATE__0_COUNT(n) |
980 CP_SET_DRAW_STATE__0_ENABLE_MASK(g->enable_mask) |
981 CP_SET_DRAW_STATE__0_GROUP_ID(g->group_id));
982 OUT_RB(ring, g->stateobj);
983 }
984
985 fd_ringbuffer_del(g->stateobj);
986 }
987 emit->num_groups = 0;
988 }
989 }
990
991 void
992 fd6_emit_cs_state(struct fd_context *ctx, struct fd_ringbuffer *ring,
993 struct ir3_shader_variant *cp)
994 {
995 enum fd_dirty_shader_state dirty = ctx->dirty_shader[PIPE_SHADER_COMPUTE];
996
997 if (dirty & (FD_DIRTY_SHADER_TEX | FD_DIRTY_SHADER_PROG |
998 FD_DIRTY_SHADER_IMAGE | FD_DIRTY_SHADER_SSBO)) {
999 struct fd_texture_stateobj *tex = &ctx->tex[PIPE_SHADER_COMPUTE];
1000 struct fd_shaderbuf_stateobj *buf = &ctx->shaderbuf[PIPE_SHADER_COMPUTE];
1001 struct fd_shaderimg_stateobj *img = &ctx->shaderimg[PIPE_SHADER_COMPUTE];
1002 unsigned bcolor_offset = fd6_border_color_offset(ctx, SB6_CS_TEX, tex);
1003
1004 bool needs_border = fd6_emit_textures(ctx->pipe, ring, SB6_CS_TEX, tex,
1005 bcolor_offset, cp, buf, img);
1006
1007 if (needs_border)
1008 emit_border_color(ctx, ring);
1009
1010 OUT_PKT4(ring, REG_A6XX_SP_VS_TEX_COUNT, 1);
1011 OUT_RING(ring, 0);
1012
1013 OUT_PKT4(ring, REG_A6XX_SP_HS_TEX_COUNT, 1);
1014 OUT_RING(ring, 0);
1015
1016 OUT_PKT4(ring, REG_A6XX_SP_DS_TEX_COUNT, 1);
1017 OUT_RING(ring, 0);
1018
1019 OUT_PKT4(ring, REG_A6XX_SP_GS_TEX_COUNT, 1);
1020 OUT_RING(ring, 0);
1021
1022 OUT_PKT4(ring, REG_A6XX_SP_FS_TEX_COUNT, 1);
1023 OUT_RING(ring, 0);
1024 }
1025
1026 if (dirty & (FD_DIRTY_SHADER_SSBO | FD_DIRTY_SHADER_IMAGE)) {
1027 struct fd_ringbuffer *state =
1028 fd6_build_ibo_state(ctx, cp, PIPE_SHADER_COMPUTE);
1029 const struct ir3_ibo_mapping *mapping = &cp->image_mapping;
1030
1031 OUT_PKT7(ring, CP_LOAD_STATE6_FRAG, 3);
1032 OUT_RING(ring, CP_LOAD_STATE6_0_DST_OFF(0) |
1033 CP_LOAD_STATE6_0_STATE_TYPE(ST6_IBO) |
1034 CP_LOAD_STATE6_0_STATE_SRC(SS6_INDIRECT) |
1035 CP_LOAD_STATE6_0_STATE_BLOCK(SB6_CS_SHADER) |
1036 CP_LOAD_STATE6_0_NUM_UNIT(mapping->num_ibo));
1037 OUT_RB(ring, state);
1038
1039 OUT_PKT4(ring, REG_A6XX_SP_CS_IBO_LO, 2);
1040 OUT_RB(ring, state);
1041
1042 OUT_PKT4(ring, REG_A6XX_SP_CS_IBO_COUNT, 1);
1043 OUT_RING(ring, mapping->num_ibo);
1044
1045 fd_ringbuffer_del(state);
1046 }
1047 }
1048
1049
1050 /* emit setup at begin of new cmdstream buffer (don't rely on previous
1051 * state, there could have been a context switch between ioctls):
1052 */
1053 void
1054 fd6_emit_restore(struct fd_batch *batch, struct fd_ringbuffer *ring)
1055 {
1056 //struct fd_context *ctx = batch->ctx;
1057
1058 fd6_cache_inv(batch, ring);
1059
1060 OUT_PKT4(ring, REG_A6XX_HLSQ_UPDATE_CNTL, 1);
1061 OUT_RING(ring, 0xfffff);
1062
1063 /*
1064 t7 opcode: CP_PERFCOUNTER_ACTION (50) (4 dwords)
1065 0000000500024048: 70d08003 00000000 001c5000 00000005
1066 t7 opcode: CP_PERFCOUNTER_ACTION (50) (4 dwords)
1067 0000000500024058: 70d08003 00000010 001c7000 00000005
1068
1069 t7 opcode: CP_WAIT_FOR_IDLE (26) (1 dwords)
1070 0000000500024068: 70268000
1071 */
1072
1073 WRITE(REG_A6XX_RB_CCU_CNTL, 0x7c400004);
1074 WRITE(REG_A6XX_RB_UNKNOWN_8E04, 0x00100000);
1075 WRITE(REG_A6XX_SP_UNKNOWN_AE04, 0x8);
1076 WRITE(REG_A6XX_SP_UNKNOWN_AE00, 0);
1077 WRITE(REG_A6XX_SP_UNKNOWN_AE0F, 0x3f);
1078 WRITE(REG_A6XX_SP_UNKNOWN_B605, 0x44);
1079 WRITE(REG_A6XX_SP_UNKNOWN_B600, 0x100000);
1080 WRITE(REG_A6XX_HLSQ_UNKNOWN_BE00, 0x80);
1081 WRITE(REG_A6XX_HLSQ_UNKNOWN_BE01, 0);
1082
1083 WRITE(REG_A6XX_VPC_UNKNOWN_9600, 0);
1084 WRITE(REG_A6XX_GRAS_UNKNOWN_8600, 0x880);
1085 WRITE(REG_A6XX_HLSQ_UNKNOWN_BE04, 0);
1086 WRITE(REG_A6XX_SP_UNKNOWN_AE03, 0x00000410);
1087 WRITE(REG_A6XX_SP_IBO_COUNT, 0);
1088 WRITE(REG_A6XX_SP_UNKNOWN_B182, 0);
1089 WRITE(REG_A6XX_HLSQ_UNKNOWN_BB11, 0);
1090 WRITE(REG_A6XX_UCHE_UNKNOWN_0E12, 0x3200000);
1091 WRITE(REG_A6XX_UCHE_CLIENT_PF, 4);
1092 WRITE(REG_A6XX_RB_UNKNOWN_8E01, 0x0);
1093 WRITE(REG_A6XX_SP_UNKNOWN_AB00, 0x5);
1094 WRITE(REG_A6XX_VFD_UNKNOWN_A009, 0x00000001);
1095 WRITE(REG_A6XX_RB_UNKNOWN_8811, 0x00000010);
1096 WRITE(REG_A6XX_PC_MODE_CNTL, 0x1f);
1097
1098 OUT_PKT4(ring, REG_A6XX_RB_SRGB_CNTL, 1);
1099 OUT_RING(ring, 0);
1100
1101 WRITE(REG_A6XX_GRAS_UNKNOWN_8101, 0);
1102 WRITE(REG_A6XX_GRAS_UNKNOWN_8109, 0);
1103 WRITE(REG_A6XX_GRAS_UNKNOWN_8110, 0);
1104
1105 WRITE(REG_A6XX_RB_RENDER_CONTROL0, 0x401);
1106 WRITE(REG_A6XX_RB_RENDER_CONTROL1, 0);
1107 WRITE(REG_A6XX_RB_FS_OUTPUT_CNTL0, 0);
1108 WRITE(REG_A6XX_RB_UNKNOWN_8810, 0);
1109 WRITE(REG_A6XX_RB_UNKNOWN_8818, 0);
1110 WRITE(REG_A6XX_RB_UNKNOWN_8819, 0);
1111 WRITE(REG_A6XX_RB_UNKNOWN_881A, 0);
1112 WRITE(REG_A6XX_RB_UNKNOWN_881B, 0);
1113 WRITE(REG_A6XX_RB_UNKNOWN_881C, 0);
1114 WRITE(REG_A6XX_RB_UNKNOWN_881D, 0);
1115 WRITE(REG_A6XX_RB_UNKNOWN_881E, 0);
1116 WRITE(REG_A6XX_RB_UNKNOWN_88F0, 0);
1117
1118 WRITE(REG_A6XX_VPC_UNKNOWN_9101, 0xffff00);
1119 WRITE(REG_A6XX_VPC_UNKNOWN_9107, 0);
1120
1121 WRITE(REG_A6XX_VPC_UNKNOWN_9236,
1122 A6XX_VPC_UNKNOWN_9236_POINT_COORD_INVERT(0));
1123 WRITE(REG_A6XX_VPC_UNKNOWN_9300, 0);
1124
1125 WRITE(REG_A6XX_VPC_SO_OVERRIDE, A6XX_VPC_SO_OVERRIDE_SO_DISABLE);
1126
1127 WRITE(REG_A6XX_PC_UNKNOWN_9801, 0);
1128 WRITE(REG_A6XX_PC_UNKNOWN_9806, 0);
1129 WRITE(REG_A6XX_PC_UNKNOWN_9980, 0);
1130
1131 WRITE(REG_A6XX_PC_UNKNOWN_9B06, 0);
1132 WRITE(REG_A6XX_PC_UNKNOWN_9B06, 0);
1133
1134 WRITE(REG_A6XX_SP_UNKNOWN_A81B, 0);
1135
1136 WRITE(REG_A6XX_SP_UNKNOWN_B183, 0);
1137
1138 WRITE(REG_A6XX_GRAS_UNKNOWN_8099, 0);
1139 WRITE(REG_A6XX_GRAS_UNKNOWN_809B, 0);
1140 WRITE(REG_A6XX_GRAS_UNKNOWN_80A0, 2);
1141 WRITE(REG_A6XX_GRAS_UNKNOWN_80AF, 0);
1142 WRITE(REG_A6XX_VPC_UNKNOWN_9210, 0);
1143 WRITE(REG_A6XX_VPC_UNKNOWN_9211, 0);
1144 WRITE(REG_A6XX_VPC_UNKNOWN_9602, 0);
1145 WRITE(REG_A6XX_PC_UNKNOWN_9981, 0x3);
1146 WRITE(REG_A6XX_PC_UNKNOWN_9E72, 0);
1147 WRITE(REG_A6XX_VPC_UNKNOWN_9108, 0x3);
1148 WRITE(REG_A6XX_SP_TP_UNKNOWN_B304, 0);
1149 WRITE(REG_A6XX_SP_TP_UNKNOWN_B309, 0x000000a2);
1150 WRITE(REG_A6XX_RB_UNKNOWN_8804, 0);
1151 WRITE(REG_A6XX_GRAS_UNKNOWN_80A4, 0);
1152 WRITE(REG_A6XX_GRAS_UNKNOWN_80A5, 0);
1153 WRITE(REG_A6XX_GRAS_UNKNOWN_80A6, 0);
1154 WRITE(REG_A6XX_RB_UNKNOWN_8805, 0);
1155 WRITE(REG_A6XX_RB_UNKNOWN_8806, 0);
1156 WRITE(REG_A6XX_RB_UNKNOWN_8878, 0);
1157 WRITE(REG_A6XX_RB_UNKNOWN_8879, 0);
1158 WRITE(REG_A6XX_HLSQ_CONTROL_5_REG, 0xfc);
1159
1160 emit_marker6(ring, 7);
1161
1162 OUT_PKT4(ring, REG_A6XX_VFD_MODE_CNTL, 1);
1163 OUT_RING(ring, 0x00000000); /* VFD_MODE_CNTL */
1164
1165 WRITE(REG_A6XX_VFD_UNKNOWN_A008, 0);
1166
1167 OUT_PKT4(ring, REG_A6XX_PC_MODE_CNTL, 1);
1168 OUT_RING(ring, 0x0000001f); /* PC_MODE_CNTL */
1169
1170 /* we don't use this yet.. probably best to disable.. */
1171 OUT_PKT7(ring, CP_SET_DRAW_STATE, 3);
1172 OUT_RING(ring, CP_SET_DRAW_STATE__0_COUNT(0) |
1173 CP_SET_DRAW_STATE__0_DISABLE_ALL_GROUPS |
1174 CP_SET_DRAW_STATE__0_GROUP_ID(0));
1175 OUT_RING(ring, CP_SET_DRAW_STATE__1_ADDR_LO(0));
1176 OUT_RING(ring, CP_SET_DRAW_STATE__2_ADDR_HI(0));
1177
1178 OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_BASE_LO(0), 3);
1179 OUT_RING(ring, 0x00000000); /* VPC_SO_BUFFER_BASE_LO_0 */
1180 OUT_RING(ring, 0x00000000); /* VPC_SO_BUFFER_BASE_HI_0 */
1181 OUT_RING(ring, 0x00000000); /* VPC_SO_BUFFER_SIZE_0 */
1182
1183 OUT_PKT4(ring, REG_A6XX_VPC_SO_FLUSH_BASE_LO(0), 2);
1184 OUT_RING(ring, 0x00000000); /* VPC_SO_FLUSH_BASE_LO_0 */
1185 OUT_RING(ring, 0x00000000); /* VPC_SO_FLUSH_BASE_HI_0 */
1186
1187 OUT_PKT4(ring, REG_A6XX_VPC_SO_BUF_CNTL, 1);
1188 OUT_RING(ring, 0x00000000); /* VPC_SO_BUF_CNTL */
1189
1190 OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_OFFSET(0), 1);
1191 OUT_RING(ring, 0x00000000); /* UNKNOWN_E2AB */
1192
1193 OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_BASE_LO(1), 3);
1194 OUT_RING(ring, 0x00000000);
1195 OUT_RING(ring, 0x00000000);
1196 OUT_RING(ring, 0x00000000);
1197
1198 OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_OFFSET(1), 6);
1199 OUT_RING(ring, 0x00000000);
1200 OUT_RING(ring, 0x00000000);
1201 OUT_RING(ring, 0x00000000);
1202 OUT_RING(ring, 0x00000000);
1203 OUT_RING(ring, 0x00000000);
1204 OUT_RING(ring, 0x00000000);
1205
1206 OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_OFFSET(2), 6);
1207 OUT_RING(ring, 0x00000000);
1208 OUT_RING(ring, 0x00000000);
1209 OUT_RING(ring, 0x00000000);
1210 OUT_RING(ring, 0x00000000);
1211 OUT_RING(ring, 0x00000000);
1212 OUT_RING(ring, 0x00000000);
1213
1214 OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_OFFSET(3), 3);
1215 OUT_RING(ring, 0x00000000);
1216 OUT_RING(ring, 0x00000000);
1217 OUT_RING(ring, 0x00000000);
1218
1219 OUT_PKT4(ring, REG_A6XX_SP_HS_CTRL_REG0, 1);
1220 OUT_RING(ring, 0x00000000);
1221
1222 OUT_PKT4(ring, REG_A6XX_SP_GS_CTRL_REG0, 1);
1223 OUT_RING(ring, 0x00000000);
1224
1225 OUT_PKT4(ring, REG_A6XX_GRAS_LRZ_CNTL, 1);
1226 OUT_RING(ring, 0x00000000);
1227
1228 OUT_PKT4(ring, REG_A6XX_RB_LRZ_CNTL, 1);
1229 OUT_RING(ring, 0x00000000);
1230 }
1231
1232 static void
1233 fd6_mem_to_mem(struct fd_ringbuffer *ring, struct pipe_resource *dst,
1234 unsigned dst_off, struct pipe_resource *src, unsigned src_off,
1235 unsigned sizedwords)
1236 {
1237 struct fd_bo *src_bo = fd_resource(src)->bo;
1238 struct fd_bo *dst_bo = fd_resource(dst)->bo;
1239 unsigned i;
1240
1241 for (i = 0; i < sizedwords; i++) {
1242 OUT_PKT7(ring, CP_MEM_TO_MEM, 5);
1243 OUT_RING(ring, 0x00000000);
1244 OUT_RELOCW(ring, dst_bo, dst_off, 0, 0);
1245 OUT_RELOC (ring, src_bo, src_off, 0, 0);
1246
1247 dst_off += 4;
1248 src_off += 4;
1249 }
1250 }
1251
1252 void
1253 fd6_emit_init(struct pipe_context *pctx)
1254 {
1255 struct fd_context *ctx = fd_context(pctx);
1256 ctx->emit_const = fd6_emit_const;
1257 ctx->emit_const_bo = fd6_emit_const_bo;
1258 ctx->emit_ib = fd6_emit_ib;
1259 ctx->mem_to_mem = fd6_mem_to_mem;
1260 }