i915g: Implement writemask fixup
[mesa.git] / src / gallium / drivers / i915 / i915_state.c
1 /**************************************************************************
2 *
3 * Copyright 2007 Tungsten Graphics, Inc., Cedar Park, Texas.
4 * All Rights Reserved.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the
8 * "Software"), to deal in the Software without restriction, including
9 * without limitation the rights to use, copy, modify, merge, publish,
10 * distribute, sub license, and/or sell copies of the Software, and to
11 * permit persons to whom the Software is furnished to do so, subject to
12 * the following conditions:
13 *
14 * The above copyright notice and this permission notice (including the
15 * next paragraph) shall be included in all copies or substantial portions
16 * of the Software.
17 *
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
19 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
20 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
21 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
22 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
23 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
24 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
25 *
26 **************************************************************************/
27
28 /* Authors: Keith Whitwell <keith@tungstengraphics.com>
29 */
30
31
32 #include "draw/draw_context.h"
33 #include "util/u_helpers.h"
34 #include "util/u_inlines.h"
35 #include "util/u_math.h"
36 #include "util/u_memory.h"
37 #include "util/u_transfer.h"
38 #include "tgsi/tgsi_parse.h"
39
40 #include "i915_context.h"
41 #include "i915_reg.h"
42 #include "i915_state_inlines.h"
43 #include "i915_fpc.h"
44 #include "i915_resource.h"
45
46 /* The i915 (and related graphics cores) do not support GL_CLAMP. The
47 * Intel drivers for "other operating systems" implement GL_CLAMP as
48 * GL_CLAMP_TO_EDGE, so the same is done here.
49 */
50 static unsigned
51 translate_wrap_mode(unsigned wrap)
52 {
53 switch (wrap) {
54 case PIPE_TEX_WRAP_REPEAT:
55 return TEXCOORDMODE_WRAP;
56 case PIPE_TEX_WRAP_CLAMP:
57 return TEXCOORDMODE_CLAMP_EDGE; /* not quite correct */
58 case PIPE_TEX_WRAP_CLAMP_TO_EDGE:
59 return TEXCOORDMODE_CLAMP_EDGE;
60 case PIPE_TEX_WRAP_CLAMP_TO_BORDER:
61 return TEXCOORDMODE_CLAMP_BORDER;
62 case PIPE_TEX_WRAP_MIRROR_REPEAT:
63 return TEXCOORDMODE_MIRROR;
64 default:
65 return TEXCOORDMODE_WRAP;
66 }
67 }
68
69 static unsigned translate_img_filter( unsigned filter )
70 {
71 switch (filter) {
72 case PIPE_TEX_FILTER_NEAREST:
73 return FILTER_NEAREST;
74 case PIPE_TEX_FILTER_LINEAR:
75 return FILTER_LINEAR;
76 default:
77 assert(0);
78 return FILTER_NEAREST;
79 }
80 }
81
82 static unsigned translate_mip_filter( unsigned filter )
83 {
84 switch (filter) {
85 case PIPE_TEX_MIPFILTER_NONE:
86 return MIPFILTER_NONE;
87 case PIPE_TEX_MIPFILTER_NEAREST:
88 return MIPFILTER_NEAREST;
89 case PIPE_TEX_MIPFILTER_LINEAR:
90 return MIPFILTER_LINEAR;
91 default:
92 assert(0);
93 return MIPFILTER_NONE;
94 }
95 }
96
97 /* None of this state is actually used for anything yet.
98 */
99 static void *
100 i915_create_blend_state(struct pipe_context *pipe,
101 const struct pipe_blend_state *blend)
102 {
103 struct i915_blend_state *cso_data = CALLOC_STRUCT( i915_blend_state );
104
105 {
106 unsigned eqRGB = blend->rt[0].rgb_func;
107 unsigned srcRGB = blend->rt[0].rgb_src_factor;
108 unsigned dstRGB = blend->rt[0].rgb_dst_factor;
109
110 unsigned eqA = blend->rt[0].alpha_func;
111 unsigned srcA = blend->rt[0].alpha_src_factor;
112 unsigned dstA = blend->rt[0].alpha_dst_factor;
113
114 /* Special handling for MIN/MAX filter modes handled at
115 * state_tracker level.
116 */
117
118 if (srcA != srcRGB ||
119 dstA != dstRGB ||
120 eqA != eqRGB) {
121
122 cso_data->iab = (_3DSTATE_INDEPENDENT_ALPHA_BLEND_CMD |
123 IAB_MODIFY_ENABLE |
124 IAB_ENABLE |
125 IAB_MODIFY_FUNC |
126 IAB_MODIFY_SRC_FACTOR |
127 IAB_MODIFY_DST_FACTOR |
128 SRC_ABLND_FACT(i915_translate_blend_factor(srcA)) |
129 DST_ABLND_FACT(i915_translate_blend_factor(dstA)) |
130 (i915_translate_blend_func(eqA) << IAB_FUNC_SHIFT));
131 }
132 else {
133 cso_data->iab = (_3DSTATE_INDEPENDENT_ALPHA_BLEND_CMD |
134 IAB_MODIFY_ENABLE |
135 0);
136 }
137 }
138
139 cso_data->modes4 |= (_3DSTATE_MODES_4_CMD |
140 ENABLE_LOGIC_OP_FUNC |
141 LOGIC_OP_FUNC(i915_translate_logic_op(blend->logicop_func)));
142
143 if (blend->logicop_enable)
144 cso_data->LIS5 |= S5_LOGICOP_ENABLE;
145
146 if (blend->dither)
147 cso_data->LIS5 |= S5_COLOR_DITHER_ENABLE;
148
149 /* We potentially do some fixup at emission for non-BGRA targets */
150 if ((blend->rt[0].colormask & PIPE_MASK_R) == 0)
151 cso_data->LIS5 |= S5_WRITEDISABLE_RED;
152
153 if ((blend->rt[0].colormask & PIPE_MASK_G) == 0)
154 cso_data->LIS5 |= S5_WRITEDISABLE_GREEN;
155
156 if ((blend->rt[0].colormask & PIPE_MASK_B) == 0)
157 cso_data->LIS5 |= S5_WRITEDISABLE_BLUE;
158
159 if ((blend->rt[0].colormask & PIPE_MASK_A) == 0)
160 cso_data->LIS5 |= S5_WRITEDISABLE_ALPHA;
161
162 if (blend->rt[0].blend_enable) {
163 unsigned funcRGB = blend->rt[0].rgb_func;
164 unsigned srcRGB = blend->rt[0].rgb_src_factor;
165 unsigned dstRGB = blend->rt[0].rgb_dst_factor;
166
167 cso_data->LIS6 |= (S6_CBUF_BLEND_ENABLE |
168 SRC_BLND_FACT(i915_translate_blend_factor(srcRGB)) |
169 DST_BLND_FACT(i915_translate_blend_factor(dstRGB)) |
170 (i915_translate_blend_func(funcRGB) << S6_CBUF_BLEND_FUNC_SHIFT));
171 }
172
173 return cso_data;
174 }
175
176 static void i915_bind_blend_state(struct pipe_context *pipe,
177 void *blend)
178 {
179 struct i915_context *i915 = i915_context(pipe);
180
181 if (i915->blend == blend)
182 return;
183
184 i915->blend = (struct i915_blend_state*)blend;
185
186 i915->dirty |= I915_NEW_BLEND;
187 }
188
189
190 static void i915_delete_blend_state(struct pipe_context *pipe, void *blend)
191 {
192 FREE(blend);
193 }
194
195 static void i915_set_blend_color( struct pipe_context *pipe,
196 const struct pipe_blend_color *blend_color )
197 {
198 struct i915_context *i915 = i915_context(pipe);
199
200 if (!blend_color)
201 return;
202
203 i915->blend_color = *blend_color;
204
205 i915->dirty |= I915_NEW_BLEND;
206 }
207
208 static void i915_set_stencil_ref( struct pipe_context *pipe,
209 const struct pipe_stencil_ref *stencil_ref )
210 {
211 struct i915_context *i915 = i915_context(pipe);
212
213 i915->stencil_ref = *stencil_ref;
214
215 i915->dirty |= I915_NEW_DEPTH_STENCIL;
216 }
217
218 static void *
219 i915_create_sampler_state(struct pipe_context *pipe,
220 const struct pipe_sampler_state *sampler)
221 {
222 struct i915_sampler_state *cso = CALLOC_STRUCT( i915_sampler_state );
223 const unsigned ws = sampler->wrap_s;
224 const unsigned wt = sampler->wrap_t;
225 const unsigned wr = sampler->wrap_r;
226 unsigned minFilt, magFilt;
227 unsigned mipFilt;
228
229 cso->templ = *sampler;
230
231 mipFilt = translate_mip_filter(sampler->min_mip_filter);
232 minFilt = translate_img_filter( sampler->min_img_filter );
233 magFilt = translate_img_filter( sampler->mag_img_filter );
234
235 if (sampler->max_anisotropy > 1)
236 minFilt = magFilt = FILTER_ANISOTROPIC;
237
238 if (sampler->max_anisotropy > 2) {
239 cso->state[0] |= SS2_MAX_ANISO_4;
240 }
241
242 {
243 int b = (int) (sampler->lod_bias * 16.0);
244 b = CLAMP(b, -256, 255);
245 cso->state[0] |= ((b << SS2_LOD_BIAS_SHIFT) & SS2_LOD_BIAS_MASK);
246 }
247
248 /* Shadow:
249 */
250 if (sampler->compare_mode == PIPE_TEX_COMPARE_R_TO_TEXTURE)
251 {
252 cso->state[0] |= (SS2_SHADOW_ENABLE |
253 i915_translate_shadow_compare_func(sampler->compare_func));
254
255 minFilt = FILTER_4X4_FLAT;
256 magFilt = FILTER_4X4_FLAT;
257 }
258
259 cso->state[0] |= ((minFilt << SS2_MIN_FILTER_SHIFT) |
260 (mipFilt << SS2_MIP_FILTER_SHIFT) |
261 (magFilt << SS2_MAG_FILTER_SHIFT));
262
263 cso->state[1] |=
264 ((translate_wrap_mode(ws) << SS3_TCX_ADDR_MODE_SHIFT) |
265 (translate_wrap_mode(wt) << SS3_TCY_ADDR_MODE_SHIFT) |
266 (translate_wrap_mode(wr) << SS3_TCZ_ADDR_MODE_SHIFT));
267
268 if (sampler->normalized_coords)
269 cso->state[1] |= SS3_NORMALIZED_COORDS;
270
271 {
272 int minlod = (int) (16.0 * sampler->min_lod);
273 int maxlod = (int) (16.0 * sampler->max_lod);
274 minlod = CLAMP(minlod, 0, 16 * 11);
275 maxlod = CLAMP(maxlod, 0, 16 * 11);
276
277 if (minlod > maxlod)
278 maxlod = minlod;
279
280 cso->minlod = minlod;
281 cso->maxlod = maxlod;
282 }
283
284 {
285 ubyte r = float_to_ubyte(sampler->border_color.f[0]);
286 ubyte g = float_to_ubyte(sampler->border_color.f[1]);
287 ubyte b = float_to_ubyte(sampler->border_color.f[2]);
288 ubyte a = float_to_ubyte(sampler->border_color.f[3]);
289 cso->state[2] = I915PACKCOLOR8888(r, g, b, a);
290 }
291 return cso;
292 }
293
294 static void
295 i915_bind_vertex_sampler_states(struct pipe_context *pipe,
296 unsigned num_samplers,
297 void **samplers)
298 {
299 struct i915_context *i915 = i915_context(pipe);
300 unsigned i;
301
302 assert(num_samplers <= Elements(i915->vertex_samplers));
303
304 /* Check for no-op */
305 if (num_samplers == i915->num_vertex_samplers &&
306 !memcmp(i915->vertex_samplers, samplers, num_samplers * sizeof(void *)))
307 return;
308
309 for (i = 0; i < num_samplers; ++i)
310 i915->vertex_samplers[i] = samplers[i];
311 for (i = num_samplers; i < Elements(i915->vertex_samplers); ++i)
312 i915->vertex_samplers[i] = NULL;
313
314 i915->num_vertex_samplers = num_samplers;
315
316 draw_set_samplers(i915->draw,
317 PIPE_SHADER_VERTEX,
318 i915->vertex_samplers,
319 i915->num_vertex_samplers);
320 }
321
322
323
324 static void i915_bind_fragment_sampler_states(struct pipe_context *pipe,
325 unsigned num, void **sampler)
326 {
327 struct i915_context *i915 = i915_context(pipe);
328 unsigned i;
329
330 /* Check for no-op */
331 if (num == i915->num_samplers &&
332 !memcmp(i915->sampler, sampler, num * sizeof(void *)))
333 return;
334
335 for (i = 0; i < num; ++i)
336 i915->sampler[i] = sampler[i];
337 for (i = num; i < PIPE_MAX_SAMPLERS; ++i)
338 i915->sampler[i] = NULL;
339
340 i915->num_samplers = num;
341
342 i915->dirty |= I915_NEW_SAMPLER;
343 }
344
345 static void i915_delete_sampler_state(struct pipe_context *pipe,
346 void *sampler)
347 {
348 FREE(sampler);
349 }
350
351
352 /**
353 * Called before drawing VBO to map vertex samplers and hand them to draw
354 */
355 void
356 i915_prepare_vertex_sampling(struct i915_context *i915)
357 {
358 struct i915_winsys *iws = i915->iws;
359 unsigned i,j;
360 uint32_t row_stride[PIPE_MAX_TEXTURE_LEVELS];
361 uint32_t img_stride[PIPE_MAX_TEXTURE_LEVELS];
362 uint32_t mip_offsets[PIPE_MAX_TEXTURE_LEVELS];
363 unsigned num = i915->num_vertex_sampler_views;
364 struct pipe_sampler_view **views = i915->vertex_sampler_views;
365
366 assert(num <= PIPE_MAX_SAMPLERS);
367 if (!num)
368 return;
369
370 for (i = 0; i < PIPE_MAX_SAMPLERS; i++) {
371 struct pipe_sampler_view *view = i < num ? views[i] : NULL;
372
373 if (view) {
374 struct pipe_resource *tex = view->texture;
375 struct i915_texture *i915_tex = i915_texture(tex);
376 ubyte *addr;
377
378 /* We're referencing the texture's internal data, so save a
379 * reference to it.
380 */
381 pipe_resource_reference(&i915->mapped_vs_tex[i], tex);
382
383 i915->mapped_vs_tex_buffer[i] = i915_tex->buffer;
384 addr = iws->buffer_map(iws,
385 i915_tex->buffer,
386 FALSE /* read only */);
387
388 /* Setup array of mipmap level pointers */
389 /* FIXME: handle 3D textures? */
390 for (j = view->u.tex.first_level; j <= tex->last_level; j++) {
391 mip_offsets[j] = i915_texture_offset(i915_tex, j , 0 /* FIXME depth */);
392 row_stride[j] = i915_tex->stride;
393 img_stride[j] = 0; /* FIXME */;
394 }
395
396 draw_set_mapped_texture(i915->draw,
397 PIPE_SHADER_VERTEX,
398 i,
399 tex->width0, tex->height0, tex->depth0,
400 view->u.tex.first_level, tex->last_level,
401 addr,
402 row_stride, img_stride, mip_offsets);
403 } else
404 i915->mapped_vs_tex[i] = NULL;
405 }
406 }
407
408 void
409 i915_cleanup_vertex_sampling(struct i915_context *i915)
410 {
411 struct i915_winsys *iws = i915->iws;
412 unsigned i;
413 for (i = 0; i < Elements(i915->mapped_vs_tex); i++) {
414 if (i915->mapped_vs_tex_buffer[i]) {
415 iws->buffer_unmap(iws, i915->mapped_vs_tex_buffer[i]);
416 pipe_resource_reference(&i915->mapped_vs_tex[i], NULL);
417 }
418 }
419 }
420
421
422
423 /** XXX move someday? Or consolidate all these simple state setters
424 * into one file.
425 */
426
427 static void *
428 i915_create_depth_stencil_state(struct pipe_context *pipe,
429 const struct pipe_depth_stencil_alpha_state *depth_stencil)
430 {
431 struct i915_depth_stencil_state *cso = CALLOC_STRUCT( i915_depth_stencil_state );
432
433 {
434 int testmask = depth_stencil->stencil[0].valuemask & 0xff;
435 int writemask = depth_stencil->stencil[0].writemask & 0xff;
436
437 cso->stencil_modes4 |= (_3DSTATE_MODES_4_CMD |
438 ENABLE_STENCIL_TEST_MASK |
439 STENCIL_TEST_MASK(testmask) |
440 ENABLE_STENCIL_WRITE_MASK |
441 STENCIL_WRITE_MASK(writemask));
442 }
443
444 if (depth_stencil->stencil[0].enabled) {
445 int test = i915_translate_compare_func(depth_stencil->stencil[0].func);
446 int fop = i915_translate_stencil_op(depth_stencil->stencil[0].fail_op);
447 int dfop = i915_translate_stencil_op(depth_stencil->stencil[0].zfail_op);
448 int dpop = i915_translate_stencil_op(depth_stencil->stencil[0].zpass_op);
449
450 cso->stencil_LIS5 |= (S5_STENCIL_TEST_ENABLE |
451 S5_STENCIL_WRITE_ENABLE |
452 (test << S5_STENCIL_TEST_FUNC_SHIFT) |
453 (fop << S5_STENCIL_FAIL_SHIFT) |
454 (dfop << S5_STENCIL_PASS_Z_FAIL_SHIFT) |
455 (dpop << S5_STENCIL_PASS_Z_PASS_SHIFT));
456 }
457
458 if (depth_stencil->stencil[1].enabled) {
459 int test = i915_translate_compare_func(depth_stencil->stencil[1].func);
460 int fop = i915_translate_stencil_op(depth_stencil->stencil[1].fail_op);
461 int dfop = i915_translate_stencil_op(depth_stencil->stencil[1].zfail_op);
462 int dpop = i915_translate_stencil_op(depth_stencil->stencil[1].zpass_op);
463 int tmask = depth_stencil->stencil[1].valuemask & 0xff;
464 int wmask = depth_stencil->stencil[1].writemask & 0xff;
465
466 cso->bfo[0] = (_3DSTATE_BACKFACE_STENCIL_OPS |
467 BFO_ENABLE_STENCIL_FUNCS |
468 BFO_ENABLE_STENCIL_TWO_SIDE |
469 BFO_ENABLE_STENCIL_REF |
470 BFO_STENCIL_TWO_SIDE |
471 (test << BFO_STENCIL_TEST_SHIFT) |
472 (fop << BFO_STENCIL_FAIL_SHIFT) |
473 (dfop << BFO_STENCIL_PASS_Z_FAIL_SHIFT) |
474 (dpop << BFO_STENCIL_PASS_Z_PASS_SHIFT));
475
476 cso->bfo[1] = (_3DSTATE_BACKFACE_STENCIL_MASKS |
477 BFM_ENABLE_STENCIL_TEST_MASK |
478 BFM_ENABLE_STENCIL_WRITE_MASK |
479 (tmask << BFM_STENCIL_TEST_MASK_SHIFT) |
480 (wmask << BFM_STENCIL_WRITE_MASK_SHIFT));
481 }
482 else {
483 /* This actually disables two-side stencil: The bit set is a
484 * modify-enable bit to indicate we are changing the two-side
485 * setting. Then there is a symbolic zero to show that we are
486 * setting the flag to zero/off.
487 */
488 cso->bfo[0] = (_3DSTATE_BACKFACE_STENCIL_OPS |
489 BFO_ENABLE_STENCIL_TWO_SIDE |
490 0);
491 cso->bfo[1] = 0;
492 }
493
494 if (depth_stencil->depth.enabled) {
495 int func = i915_translate_compare_func(depth_stencil->depth.func);
496
497 cso->depth_LIS6 |= (S6_DEPTH_TEST_ENABLE |
498 (func << S6_DEPTH_TEST_FUNC_SHIFT));
499
500 if (depth_stencil->depth.writemask)
501 cso->depth_LIS6 |= S6_DEPTH_WRITE_ENABLE;
502 }
503
504 if (depth_stencil->alpha.enabled) {
505 int test = i915_translate_compare_func(depth_stencil->alpha.func);
506 ubyte refByte = float_to_ubyte(depth_stencil->alpha.ref_value);
507
508 cso->depth_LIS6 |= (S6_ALPHA_TEST_ENABLE |
509 (test << S6_ALPHA_TEST_FUNC_SHIFT) |
510 (((unsigned) refByte) << S6_ALPHA_REF_SHIFT));
511 }
512
513 return cso;
514 }
515
516 static void i915_bind_depth_stencil_state(struct pipe_context *pipe,
517 void *depth_stencil)
518 {
519 struct i915_context *i915 = i915_context(pipe);
520
521 if (i915->depth_stencil == depth_stencil)
522 return;
523
524 i915->depth_stencil = (const struct i915_depth_stencil_state *)depth_stencil;
525
526 i915->dirty |= I915_NEW_DEPTH_STENCIL;
527 }
528
529 static void i915_delete_depth_stencil_state(struct pipe_context *pipe,
530 void *depth_stencil)
531 {
532 FREE(depth_stencil);
533 }
534
535
536 static void i915_set_scissor_states( struct pipe_context *pipe,
537 unsigned start_slot,
538 unsigned num_scissors,
539 const struct pipe_scissor_state *scissor )
540 {
541 struct i915_context *i915 = i915_context(pipe);
542
543 memcpy( &i915->scissor, scissor, sizeof(*scissor) );
544 i915->dirty |= I915_NEW_SCISSOR;
545 }
546
547
548 static void i915_set_polygon_stipple( struct pipe_context *pipe,
549 const struct pipe_poly_stipple *stipple )
550 {
551 }
552
553
554
555 static void *
556 i915_create_fs_state(struct pipe_context *pipe,
557 const struct pipe_shader_state *templ)
558 {
559 struct i915_context *i915 = i915_context(pipe);
560 struct i915_fragment_shader *ifs = CALLOC_STRUCT(i915_fragment_shader);
561 if (!ifs)
562 return NULL;
563
564 ifs->draw_data = draw_create_fragment_shader(i915->draw, templ);
565 ifs->state.tokens = tgsi_dup_tokens(templ->tokens);
566
567 tgsi_scan_shader(templ->tokens, &ifs->info);
568
569 /* The shader's compiled to i915 instructions here */
570 i915_translate_fragment_program(i915, ifs);
571
572 return ifs;
573 }
574
575 static void
576 i915_bind_fs_state(struct pipe_context *pipe, void *shader)
577 {
578 struct i915_context *i915 = i915_context(pipe);
579
580 if (i915->fs == shader)
581 return;
582
583 i915->fs = (struct i915_fragment_shader*) shader;
584
585 draw_bind_fragment_shader(i915->draw, (i915->fs ? i915->fs->draw_data : NULL));
586
587 i915->dirty |= I915_NEW_FS;
588 }
589
590 static
591 void i915_delete_fs_state(struct pipe_context *pipe, void *shader)
592 {
593 struct i915_fragment_shader *ifs = (struct i915_fragment_shader *) shader;
594
595 FREE(ifs->decl);
596 ifs->decl = NULL;
597
598 if (ifs->program) {
599 FREE(ifs->program);
600 ifs->program = NULL;
601 FREE((struct tgsi_token *)ifs->state.tokens);
602 ifs->state.tokens = NULL;
603 }
604
605 ifs->program_len = 0;
606 ifs->decl_len = 0;
607
608 FREE(ifs);
609 }
610
611
612 static void *
613 i915_create_vs_state(struct pipe_context *pipe,
614 const struct pipe_shader_state *templ)
615 {
616 struct i915_context *i915 = i915_context(pipe);
617
618 /* just pass-through to draw module */
619 return draw_create_vertex_shader(i915->draw, templ);
620 }
621
622 static void i915_bind_vs_state(struct pipe_context *pipe, void *shader)
623 {
624 struct i915_context *i915 = i915_context(pipe);
625
626 if (i915->vs == shader)
627 return;
628
629 i915->vs = shader;
630
631 /* just pass-through to draw module */
632 draw_bind_vertex_shader(i915->draw, (struct draw_vertex_shader *) shader);
633
634 i915->dirty |= I915_NEW_VS;
635 }
636
637 static void i915_delete_vs_state(struct pipe_context *pipe, void *shader)
638 {
639 struct i915_context *i915 = i915_context(pipe);
640
641 /* just pass-through to draw module */
642 draw_delete_vertex_shader(i915->draw, (struct draw_vertex_shader *) shader);
643 }
644
645 static void i915_set_constant_buffer(struct pipe_context *pipe,
646 uint shader, uint index,
647 struct pipe_constant_buffer *cb)
648 {
649 struct i915_context *i915 = i915_context(pipe);
650 struct pipe_resource *buf = cb ? cb->buffer : NULL;
651 unsigned new_num = 0;
652 boolean diff = TRUE;
653
654 /* XXX don't support geom shaders now */
655 if (shader == PIPE_SHADER_GEOMETRY)
656 return;
657
658 if (cb && cb->user_buffer) {
659 buf = i915_user_buffer_create(pipe->screen, (void *) cb->user_buffer,
660 cb->buffer_size,
661 PIPE_BIND_CONSTANT_BUFFER);
662 }
663
664 /* if we have a new buffer compare it with the old one */
665 if (buf) {
666 struct i915_buffer *ibuf = i915_buffer(buf);
667 struct pipe_resource *old_buf = i915->constants[shader];
668 struct i915_buffer *old = old_buf ? i915_buffer(old_buf) : NULL;
669 unsigned old_num = i915->current.num_user_constants[shader];
670
671 new_num = ibuf->b.b.width0 / 4 * sizeof(float);
672
673 if (old_num == new_num) {
674 if (old_num == 0)
675 diff = FALSE;
676 #if 0
677 /* XXX no point in running this code since st/mesa only uses user buffers */
678 /* Can't compare the buffer data since they are userbuffers */
679 else if (old && old->free_on_destroy)
680 diff = memcmp(old->data, ibuf->data, ibuf->b.b.width0);
681 #else
682 (void)old;
683 #endif
684 }
685 } else {
686 diff = i915->current.num_user_constants[shader] != 0;
687 }
688
689 pipe_resource_reference(&i915->constants[shader], buf);
690 i915->current.num_user_constants[shader] = new_num;
691
692 if (diff)
693 i915->dirty |= shader == PIPE_SHADER_VERTEX ? I915_NEW_VS_CONSTANTS : I915_NEW_FS_CONSTANTS;
694
695 if (cb && cb->user_buffer) {
696 pipe_resource_reference(&buf, NULL);
697 }
698 }
699
700
701 static void i915_set_fragment_sampler_views(struct pipe_context *pipe,
702 unsigned num,
703 struct pipe_sampler_view **views)
704 {
705 struct i915_context *i915 = i915_context(pipe);
706 uint i;
707
708 assert(num <= PIPE_MAX_SAMPLERS);
709
710 /* Check for no-op */
711 if (num == i915->num_fragment_sampler_views &&
712 !memcmp(i915->fragment_sampler_views, views, num * sizeof(struct pipe_sampler_view *)))
713 return;
714
715 for (i = 0; i < num; i++) {
716 /* Note: we're using pipe_sampler_view_release() here to work around
717 * a possible crash when the old view belongs to another context that
718 * was already destroyed.
719 */
720 pipe_sampler_view_release(pipe, &i915->fragment_sampler_views[i]);
721 pipe_sampler_view_reference(&i915->fragment_sampler_views[i],
722 views[i]);
723 }
724
725 for (i = num; i < i915->num_fragment_sampler_views; i++)
726 pipe_sampler_view_release(pipe, &i915->fragment_sampler_views[i]);
727
728 i915->num_fragment_sampler_views = num;
729
730 i915->dirty |= I915_NEW_SAMPLER_VIEW;
731 }
732
733 static void
734 i915_set_vertex_sampler_views(struct pipe_context *pipe,
735 unsigned num,
736 struct pipe_sampler_view **views)
737 {
738 struct i915_context *i915 = i915_context(pipe);
739 uint i;
740
741 assert(num <= Elements(i915->vertex_sampler_views));
742
743 /* Check for no-op */
744 if (num == i915->num_vertex_sampler_views &&
745 !memcmp(i915->vertex_sampler_views, views, num * sizeof(struct pipe_sampler_view *))) {
746 return;
747 }
748
749 for (i = 0; i < Elements(i915->vertex_sampler_views); i++) {
750 struct pipe_sampler_view *view = i < num ? views[i] : NULL;
751
752 pipe_sampler_view_reference(&i915->vertex_sampler_views[i], view);
753 }
754
755 i915->num_vertex_sampler_views = num;
756
757 draw_set_sampler_views(i915->draw,
758 PIPE_SHADER_VERTEX,
759 i915->vertex_sampler_views,
760 i915->num_vertex_sampler_views);
761 }
762
763
764 static struct pipe_sampler_view *
765 i915_create_sampler_view(struct pipe_context *pipe,
766 struct pipe_resource *texture,
767 const struct pipe_sampler_view *templ)
768 {
769 struct pipe_sampler_view *view = CALLOC_STRUCT(pipe_sampler_view);
770
771 if (view) {
772 *view = *templ;
773 view->reference.count = 1;
774 view->texture = NULL;
775 pipe_resource_reference(&view->texture, texture);
776 view->context = pipe;
777 }
778
779 return view;
780 }
781
782
783 static void
784 i915_sampler_view_destroy(struct pipe_context *pipe,
785 struct pipe_sampler_view *view)
786 {
787 pipe_resource_reference(&view->texture, NULL);
788 FREE(view);
789 }
790
791
792 static void i915_set_framebuffer_state(struct pipe_context *pipe,
793 const struct pipe_framebuffer_state *fb)
794 {
795 struct i915_context *i915 = i915_context(pipe);
796 int i;
797
798 i915->framebuffer.width = fb->width;
799 i915->framebuffer.height = fb->height;
800 i915->framebuffer.nr_cbufs = fb->nr_cbufs;
801 for (i = 0; i < PIPE_MAX_COLOR_BUFS; i++) {
802 pipe_surface_reference(&i915->framebuffer.cbufs[i],
803 i < fb->nr_cbufs ? fb->cbufs[i] : NULL);
804 }
805 pipe_surface_reference(&i915->framebuffer.zsbuf, fb->zsbuf);
806
807 i915->dirty |= I915_NEW_FRAMEBUFFER;
808 }
809
810
811
812 static void i915_set_clip_state( struct pipe_context *pipe,
813 const struct pipe_clip_state *clip )
814 {
815 struct i915_context *i915 = i915_context(pipe);
816
817 i915->clip = *clip;
818
819 draw_set_clip_state(i915->draw, clip);
820
821 i915->dirty |= I915_NEW_CLIP;
822 }
823
824
825
826 /* Called when driver state tracker notices changes to the viewport
827 * matrix:
828 */
829 static void i915_set_viewport_states( struct pipe_context *pipe,
830 unsigned start_slot,
831 unsigned num_viewports,
832 const struct pipe_viewport_state *viewport )
833 {
834 struct i915_context *i915 = i915_context(pipe);
835
836 i915->viewport = *viewport; /* struct copy */
837
838 /* pass the viewport info to the draw module */
839 draw_set_viewport_states(i915->draw, start_slot, num_viewports,
840 &i915->viewport);
841
842 i915->dirty |= I915_NEW_VIEWPORT;
843 }
844
845
846 static void *
847 i915_create_rasterizer_state(struct pipe_context *pipe,
848 const struct pipe_rasterizer_state *rasterizer)
849 {
850 struct i915_rasterizer_state *cso = CALLOC_STRUCT( i915_rasterizer_state );
851
852 cso->templ = *rasterizer;
853 cso->color_interp = rasterizer->flatshade ? INTERP_CONSTANT : INTERP_LINEAR;
854 cso->light_twoside = rasterizer->light_twoside;
855 cso->ds[0].u = _3DSTATE_DEPTH_OFFSET_SCALE;
856 cso->ds[1].f = rasterizer->offset_scale;
857 if (rasterizer->poly_stipple_enable) {
858 cso->st |= ST1_ENABLE;
859 }
860
861 if (rasterizer->scissor)
862 cso->sc[0] = _3DSTATE_SCISSOR_ENABLE_CMD | ENABLE_SCISSOR_RECT;
863 else
864 cso->sc[0] = _3DSTATE_SCISSOR_ENABLE_CMD | DISABLE_SCISSOR_RECT;
865
866 switch (rasterizer->cull_face) {
867 case PIPE_FACE_NONE:
868 cso->LIS4 |= S4_CULLMODE_NONE;
869 break;
870 case PIPE_FACE_FRONT:
871 if (rasterizer->front_ccw)
872 cso->LIS4 |= S4_CULLMODE_CCW;
873 else
874 cso->LIS4 |= S4_CULLMODE_CW;
875 break;
876 case PIPE_FACE_BACK:
877 if (rasterizer->front_ccw)
878 cso->LIS4 |= S4_CULLMODE_CW;
879 else
880 cso->LIS4 |= S4_CULLMODE_CCW;
881 break;
882 case PIPE_FACE_FRONT_AND_BACK:
883 cso->LIS4 |= S4_CULLMODE_BOTH;
884 break;
885 }
886
887 {
888 int line_width = CLAMP((int)(rasterizer->line_width * 2), 1, 0xf);
889
890 cso->LIS4 |= line_width << S4_LINE_WIDTH_SHIFT;
891
892 if (rasterizer->line_smooth)
893 cso->LIS4 |= S4_LINE_ANTIALIAS_ENABLE;
894 }
895
896 {
897 int point_size = CLAMP((int) rasterizer->point_size, 1, 0xff);
898
899 cso->LIS4 |= point_size << S4_POINT_WIDTH_SHIFT;
900 }
901
902 if (rasterizer->flatshade) {
903 cso->LIS4 |= (S4_FLATSHADE_ALPHA |
904 S4_FLATSHADE_COLOR |
905 S4_FLATSHADE_SPECULAR);
906 }
907
908 cso->LIS7 = fui( rasterizer->offset_units );
909
910
911 return cso;
912 }
913
914 static void i915_bind_rasterizer_state( struct pipe_context *pipe,
915 void *raster )
916 {
917 struct i915_context *i915 = i915_context(pipe);
918
919 if (i915->rasterizer == raster)
920 return;
921
922 i915->rasterizer = (struct i915_rasterizer_state *)raster;
923
924 /* pass-through to draw module */
925 draw_set_rasterizer_state(i915->draw,
926 (i915->rasterizer ? &(i915->rasterizer->templ) : NULL),
927 raster);
928
929 i915->dirty |= I915_NEW_RASTERIZER;
930 }
931
932 static void i915_delete_rasterizer_state(struct pipe_context *pipe,
933 void *raster)
934 {
935 FREE(raster);
936 }
937
938 static void i915_set_vertex_buffers(struct pipe_context *pipe,
939 unsigned start_slot, unsigned count,
940 const struct pipe_vertex_buffer *buffers)
941 {
942 struct i915_context *i915 = i915_context(pipe);
943 struct draw_context *draw = i915->draw;
944
945 util_set_vertex_buffers_count(i915->vertex_buffers,
946 &i915->nr_vertex_buffers,
947 buffers, start_slot, count);
948
949 /* pass-through to draw module */
950 draw_set_vertex_buffers(draw, start_slot, count, buffers);
951 }
952
953 static void *
954 i915_create_vertex_elements_state(struct pipe_context *pipe,
955 unsigned count,
956 const struct pipe_vertex_element *attribs)
957 {
958 struct i915_velems_state *velems;
959 assert(count <= PIPE_MAX_ATTRIBS);
960 velems = (struct i915_velems_state *) MALLOC(sizeof(struct i915_velems_state));
961 if (velems) {
962 velems->count = count;
963 memcpy(velems->velem, attribs, sizeof(*attribs) * count);
964 }
965 return velems;
966 }
967
968 static void
969 i915_bind_vertex_elements_state(struct pipe_context *pipe,
970 void *velems)
971 {
972 struct i915_context *i915 = i915_context(pipe);
973 struct i915_velems_state *i915_velems = (struct i915_velems_state *) velems;
974
975 if (i915->velems == velems)
976 return;
977
978 i915->velems = velems;
979
980 /* pass-through to draw module */
981 if (i915_velems) {
982 draw_set_vertex_elements(i915->draw,
983 i915_velems->count, i915_velems->velem);
984 }
985 }
986
987 static void
988 i915_delete_vertex_elements_state(struct pipe_context *pipe, void *velems)
989 {
990 FREE( velems );
991 }
992
993 static void i915_set_index_buffer(struct pipe_context *pipe,
994 const struct pipe_index_buffer *ib)
995 {
996 struct i915_context *i915 = i915_context(pipe);
997
998 if (ib)
999 memcpy(&i915->index_buffer, ib, sizeof(i915->index_buffer));
1000 else
1001 memset(&i915->index_buffer, 0, sizeof(i915->index_buffer));
1002 }
1003
1004 static void
1005 i915_set_sample_mask(struct pipe_context *pipe,
1006 unsigned sample_mask)
1007 {
1008 }
1009
1010 void
1011 i915_init_state_functions( struct i915_context *i915 )
1012 {
1013 i915->base.create_blend_state = i915_create_blend_state;
1014 i915->base.bind_blend_state = i915_bind_blend_state;
1015 i915->base.delete_blend_state = i915_delete_blend_state;
1016
1017 i915->base.create_sampler_state = i915_create_sampler_state;
1018 i915->base.bind_fragment_sampler_states = i915_bind_fragment_sampler_states;
1019 i915->base.bind_vertex_sampler_states = i915_bind_vertex_sampler_states;
1020 i915->base.delete_sampler_state = i915_delete_sampler_state;
1021
1022 i915->base.create_depth_stencil_alpha_state = i915_create_depth_stencil_state;
1023 i915->base.bind_depth_stencil_alpha_state = i915_bind_depth_stencil_state;
1024 i915->base.delete_depth_stencil_alpha_state = i915_delete_depth_stencil_state;
1025
1026 i915->base.create_rasterizer_state = i915_create_rasterizer_state;
1027 i915->base.bind_rasterizer_state = i915_bind_rasterizer_state;
1028 i915->base.delete_rasterizer_state = i915_delete_rasterizer_state;
1029 i915->base.create_fs_state = i915_create_fs_state;
1030 i915->base.bind_fs_state = i915_bind_fs_state;
1031 i915->base.delete_fs_state = i915_delete_fs_state;
1032 i915->base.create_vs_state = i915_create_vs_state;
1033 i915->base.bind_vs_state = i915_bind_vs_state;
1034 i915->base.delete_vs_state = i915_delete_vs_state;
1035 i915->base.create_vertex_elements_state = i915_create_vertex_elements_state;
1036 i915->base.bind_vertex_elements_state = i915_bind_vertex_elements_state;
1037 i915->base.delete_vertex_elements_state = i915_delete_vertex_elements_state;
1038
1039 i915->base.set_blend_color = i915_set_blend_color;
1040 i915->base.set_stencil_ref = i915_set_stencil_ref;
1041 i915->base.set_clip_state = i915_set_clip_state;
1042 i915->base.set_sample_mask = i915_set_sample_mask;
1043 i915->base.set_constant_buffer = i915_set_constant_buffer;
1044 i915->base.set_framebuffer_state = i915_set_framebuffer_state;
1045
1046 i915->base.set_polygon_stipple = i915_set_polygon_stipple;
1047 i915->base.set_scissor_states = i915_set_scissor_states;
1048 i915->base.set_fragment_sampler_views = i915_set_fragment_sampler_views;
1049 i915->base.set_vertex_sampler_views = i915_set_vertex_sampler_views;
1050 i915->base.create_sampler_view = i915_create_sampler_view;
1051 i915->base.sampler_view_destroy = i915_sampler_view_destroy;
1052 i915->base.set_viewport_states = i915_set_viewport_states;
1053 i915->base.set_vertex_buffers = i915_set_vertex_buffers;
1054 i915->base.set_index_buffer = i915_set_index_buffer;
1055 }