2 * Copyright © 2017 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
24 #ifndef IRIS_BATCH_DOT_H
25 #define IRIS_BATCH_DOT_H
31 #include "util/u_dynarray.h"
34 #include "common/gen_decoder.h"
36 /* The kernel assumes batchbuffers are smaller than 256kB. */
37 #define MAX_BATCH_SIZE (256 * 1024)
39 /* Our target batch size - flush approximately at this point. */
40 #define BATCH_SZ (20 * 1024)
42 enum iris_batch_name
{
47 #define IRIS_BATCH_COUNT 2
56 struct iris_screen
*screen
;
57 struct iris_vtable
*vtbl
;
58 struct pipe_debug_callback
*dbg
;
60 /** What batch is this? (e.g. IRIS_BATCH_RENDER/COMPUTE) */
61 enum iris_batch_name name
;
63 /** Current batchbuffer being queued up. */
67 /** Size of the primary batch if we've moved on to a secondary. */
68 unsigned primary_batch_size
;
70 /** Last Surface State Base Address set in this hardware context. */
71 uint64_t last_surface_base_address
;
75 /** Which engine this batch targets - a I915_EXEC_RING_MASK value */
78 /** The validation list */
79 struct drm_i915_gem_exec_object2
*validation_list
;
80 struct iris_bo
**exec_bos
;
85 * A list of iris_syncpts associated with this batch.
87 * The first list entry will always be a signalling sync-point, indicating
88 * that this batch has completed. The others are likely to be sync-points
89 * to wait on before executing the batch.
91 struct util_dynarray syncpts
;
93 /** A list of drm_i915_exec_fences to have execbuf signal or wait on */
94 struct util_dynarray exec_fences
;
96 /** The amount of aperture space (in bytes) used by all exec_bos */
99 /** A sync-point for the last batch that was submitted. */
100 struct iris_syncpt
*last_syncpt
;
102 /** List of other batches which we might need to flush to use a BO */
103 struct iris_batch
*other_batches
[IRIS_BATCH_COUNT
- 1];
107 * Set of struct brw_bo * that have been rendered to within this
108 * batchbuffer and would need flushing before being used from another
109 * cache domain that isn't coherent with it (i.e. the sampler).
111 struct hash_table
*render
;
114 * Set of struct brw_bo * that have been used as a depth buffer within
115 * this batchbuffer and would need flushing before being used from
116 * another cache domain that isn't coherent with it (i.e. the sampler).
121 struct gen_batch_decode_ctx decoder
;
123 /** Have we emitted any draw calls to this batch? */
127 void iris_init_batch(struct iris_batch
*batch
,
128 struct iris_screen
*screen
,
129 struct iris_vtable
*vtbl
,
130 struct pipe_debug_callback
*dbg
,
131 struct iris_batch
*all_batches
,
132 enum iris_batch_name name
,
134 void iris_chain_to_new_batch(struct iris_batch
*batch
);
135 void iris_batch_free(struct iris_batch
*batch
);
136 void iris_batch_maybe_flush(struct iris_batch
*batch
, unsigned estimate
);
138 void _iris_batch_flush(struct iris_batch
*batch
, const char *file
, int line
);
139 #define iris_batch_flush(batch) _iris_batch_flush((batch), __FILE__, __LINE__)
141 bool iris_batch_references(struct iris_batch
*batch
, struct iris_bo
*bo
);
143 #define RELOC_WRITE EXEC_OBJECT_WRITE
145 void iris_use_pinned_bo(struct iris_batch
*batch
, struct iris_bo
*bo
,
148 static inline unsigned
149 iris_batch_bytes_used(struct iris_batch
*batch
)
151 return batch
->map_next
- batch
->map
;
155 * Ensure the current command buffer has \param size bytes of space
156 * remaining. If not, this creates a secondary batch buffer and emits
157 * a jump from the primary batch to the start of the secondary.
159 * Most callers want iris_get_command_space() instead.
162 iris_require_command_space(struct iris_batch
*batch
, unsigned size
)
164 const unsigned required_bytes
= iris_batch_bytes_used(batch
) + size
;
166 if (required_bytes
>= BATCH_SZ
) {
167 iris_chain_to_new_batch(batch
);
172 * Allocate space in the current command buffer, and return a pointer
173 * to the mapped area so the caller can write commands there.
175 * This should be called whenever emitting commands.
178 iris_get_command_space(struct iris_batch
*batch
, unsigned bytes
)
180 iris_require_command_space(batch
, bytes
);
181 void *map
= batch
->map_next
;
182 batch
->map_next
+= bytes
;
187 * Helper to emit GPU commands - allocates space, copies them there.
190 iris_batch_emit(struct iris_batch
*batch
, const void *data
, unsigned size
)
192 void *map
= iris_get_command_space(batch
, size
);
193 memcpy(map
, data
, size
);