src/gallium/drivers/iris/iris_context.h

   1 /*
   2  * Copyright © 2017 Intel Corporation
   3  *
   4  * Permission is hereby granted, free of charge, to any person obtaining a
   5  * copy of this software and associated documentation files (the "Software"),
   6  * to deal in the Software without restriction, including without limitation
   7  * on the rights to use, copy, modify, merge, publish, distribute, sub
   8  * license, and/or sell copies of the Software, and to permit persons to whom
   9  * the Software is furnished to do so, subject to the following conditions:
  10  *
  11  * The above copyright notice and this permission notice (including the next
  12  * paragraph) shall be included in all copies or substantial portions of the
  13  * Software.
  14  *
  15  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17  * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
  18  * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
  19  * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
  20  * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
  21  * USE OR OTHER DEALINGS IN THE SOFTWARE.
  22  */
  23 #ifndef IRIS_CONTEXT_H
  24 #define IRIS_CONTEXT_H
  25
  26 #include "pipe/p_context.h"
  27 #include "pipe/p_state.h"
  28 #include "util/u_debug.h"
  29 #include "intel/blorp/blorp.h"
  30 #include "intel/dev/gen_debug.h"
  31 #include "intel/compiler/brw_compiler.h"
  32 #include "iris_batch.h"
  33 #include "iris_binder.h"
  34 #include "iris_fence.h"
  35 #include "iris_resource.h"
  36 #include "iris_screen.h"
  37
  38 struct iris_bo;
  39 struct iris_context;
  40 struct blorp_batch;
  41 struct blorp_params;
  42
  43 #define IRIS_MAX_TEXTURE_BUFFER_SIZE (1 << 27)
  44 #define IRIS_MAX_TEXTURE_SAMPLERS 32
  45 /* IRIS_MAX_ABOS and IRIS_MAX_SSBOS must be the same. */
  46 #define IRIS_MAX_ABOS 16
  47 #define IRIS_MAX_SSBOS 16
  48 #define IRIS_MAX_VIEWPORTS 16
  49 #define IRIS_MAX_CLIP_PLANES 8
  50
  51 enum iris_param_domain {
  52    BRW_PARAM_DOMAIN_BUILTIN = 0,
  53    BRW_PARAM_DOMAIN_IMAGE,
  54 };
  55
  56 #define BRW_PARAM(domain, val)   (BRW_PARAM_DOMAIN_##domain << 24 | (val))
  57 #define BRW_PARAM_DOMAIN(param)  ((uint32_t)(param) >> 24)
  58 #define BRW_PARAM_VALUE(param)   ((uint32_t)(param) & 0x00ffffff)
  59 #define BRW_PARAM_IMAGE(idx, offset) BRW_PARAM(IMAGE, ((idx) << 8) | (offset))
  60 #define BRW_PARAM_IMAGE_IDX(value)   (BRW_PARAM_VALUE(value) >> 8)
  61 #define BRW_PARAM_IMAGE_OFFSET(value)(BRW_PARAM_VALUE(value) & 0xf)
  62
  63 /**
  64  * Dirty flags.  When state changes, we flag some combination of these
  65  * to indicate that particular GPU commands need to be re-emitted.
  66  *
  67  * Each bit typically corresponds to a single 3DSTATE_* command packet, but
  68  * in rare cases they map to a group of related packets that need to be
  69  * emitted together.
  70  *
  71  * See iris_upload_render_state().
  72  */
  73 #define IRIS_DIRTY_COLOR_CALC_STATE         (1ull <<  0)
  74 #define IRIS_DIRTY_POLYGON_STIPPLE          (1ull <<  1)
  75 #define IRIS_DIRTY_SCISSOR_RECT             (1ull <<  2)
  76 #define IRIS_DIRTY_WM_DEPTH_STENCIL         (1ull <<  3)
  77 #define IRIS_DIRTY_CC_VIEWPORT              (1ull <<  4)
  78 #define IRIS_DIRTY_SF_CL_VIEWPORT           (1ull <<  5)
  79 #define IRIS_DIRTY_PS_BLEND                 (1ull <<  6)
  80 #define IRIS_DIRTY_BLEND_STATE              (1ull <<  7)
  81 #define IRIS_DIRTY_RASTER                   (1ull <<  8)
  82 #define IRIS_DIRTY_CLIP                     (1ull <<  9)
  83 #define IRIS_DIRTY_SBE                      (1ull << 10)
  84 #define IRIS_DIRTY_LINE_STIPPLE             (1ull << 11)
  85 #define IRIS_DIRTY_VERTEX_ELEMENTS          (1ull << 12)
  86 #define IRIS_DIRTY_MULTISAMPLE              (1ull << 13)
  87 #define IRIS_DIRTY_VERTEX_BUFFERS           (1ull << 14)
  88 #define IRIS_DIRTY_SAMPLE_MASK              (1ull << 15)
  89 #define IRIS_DIRTY_SAMPLER_STATES_VS        (1ull << 16)
  90 #define IRIS_DIRTY_SAMPLER_STATES_TCS       (1ull << 17)
  91 #define IRIS_DIRTY_SAMPLER_STATES_TES       (1ull << 18)
  92 #define IRIS_DIRTY_SAMPLER_STATES_GS        (1ull << 19)
  93 #define IRIS_DIRTY_SAMPLER_STATES_PS        (1ull << 20)
  94 #define IRIS_DIRTY_SAMPLER_STATES_CS        (1ull << 21)
  95 #define IRIS_DIRTY_UNCOMPILED_VS            (1ull << 22)
  96 #define IRIS_DIRTY_UNCOMPILED_TCS           (1ull << 23)
  97 #define IRIS_DIRTY_UNCOMPILED_TES           (1ull << 24)
  98 #define IRIS_DIRTY_UNCOMPILED_GS            (1ull << 25)
  99 #define IRIS_DIRTY_UNCOMPILED_FS            (1ull << 26)
 100 #define IRIS_DIRTY_UNCOMPILED_CS            (1ull << 27)
 101 #define IRIS_DIRTY_VS                       (1ull << 28)
 102 #define IRIS_DIRTY_TCS                      (1ull << 29)
 103 #define IRIS_DIRTY_TES                      (1ull << 30)
 104 #define IRIS_DIRTY_GS                       (1ull << 31)
 105 #define IRIS_DIRTY_FS                       (1ull << 32)
 106 #define IRIS_DIRTY_CS                       (1ull << 33)
 107 #define IRIS_DIRTY_URB                      (1ull << 34)
 108 #define IRIS_DIRTY_CONSTANTS_VS             (1ull << 35)
 109 #define IRIS_DIRTY_CONSTANTS_TCS            (1ull << 36)
 110 #define IRIS_DIRTY_CONSTANTS_TES            (1ull << 37)
 111 #define IRIS_DIRTY_CONSTANTS_GS             (1ull << 38)
 112 #define IRIS_DIRTY_CONSTANTS_FS             (1ull << 39)
 113 #define IRIS_DIRTY_CONSTANTS_CS             (1ull << 40)
 114 #define IRIS_DIRTY_DEPTH_BUFFER             (1ull << 41)
 115 #define IRIS_DIRTY_WM                       (1ull << 42)
 116 #define IRIS_DIRTY_BINDINGS_VS              (1ull << 43)
 117 #define IRIS_DIRTY_BINDINGS_TCS             (1ull << 44)
 118 #define IRIS_DIRTY_BINDINGS_TES             (1ull << 45)
 119 #define IRIS_DIRTY_BINDINGS_GS              (1ull << 46)
 120 #define IRIS_DIRTY_BINDINGS_FS              (1ull << 47)
 121 #define IRIS_DIRTY_BINDINGS_CS              (1ull << 48)
 122 #define IRIS_DIRTY_SO_BUFFERS               (1ull << 49)
 123 #define IRIS_DIRTY_SO_DECL_LIST             (1ull << 50)
 124 #define IRIS_DIRTY_STREAMOUT                (1ull << 51)
 125 #define IRIS_DIRTY_VF_SGVS                  (1ull << 52)
 126 #define IRIS_DIRTY_VF                       (1ull << 53)
 127 #define IRIS_DIRTY_VF_TOPOLOGY              (1ull << 54)
 128 #define IRIS_DIRTY_RENDER_RESOLVES_AND_FLUSHES  (1ull << 55)
 129 #define IRIS_DIRTY_COMPUTE_RESOLVES_AND_FLUSHES (1ull << 56)
 130 #define IRIS_DIRTY_VF_STATISTICS            (1ull << 57)
 131
 132 #define IRIS_ALL_DIRTY_FOR_COMPUTE (IRIS_DIRTY_CS | \
 133                                     IRIS_DIRTY_SAMPLER_STATES_CS | \
 134                                     IRIS_DIRTY_UNCOMPILED_CS | \
 135                                     IRIS_DIRTY_CONSTANTS_CS | \
 136                                     IRIS_DIRTY_BINDINGS_CS | \
 137                                     IRIS_DIRTY_COMPUTE_RESOLVES_AND_FLUSHES)
 138
 139 #define IRIS_ALL_DIRTY_FOR_RENDER ~IRIS_ALL_DIRTY_FOR_COMPUTE
 140
 141 #define IRIS_ALL_DIRTY_BINDINGS (IRIS_DIRTY_BINDINGS_VS  | \
 142                                  IRIS_DIRTY_BINDINGS_TCS | \
 143                                  IRIS_DIRTY_BINDINGS_TES | \
 144                                  IRIS_DIRTY_BINDINGS_GS  | \
 145                                  IRIS_DIRTY_BINDINGS_FS  | \
 146                                  IRIS_DIRTY_BINDINGS_CS)
 147
 148 /**
 149  * Non-orthogonal state (NOS) dependency flags.
 150  *
 151  * Shader programs may depend on non-orthogonal state.  These flags are
 152  * used to indicate that a shader's key depends on the state provided by
 153  * a certain Gallium CSO.  Changing any CSOs marked as a dependency will
 154  * cause the driver to re-compute the shader key, possibly triggering a
 155  * shader recompile.
 156  */
 157 enum iris_nos_dep {
 158    IRIS_NOS_FRAMEBUFFER,
 159    IRIS_NOS_DEPTH_STENCIL_ALPHA,
 160    IRIS_NOS_RASTERIZER,
 161    IRIS_NOS_BLEND,
 162    IRIS_NOS_LAST_VUE_MAP,
 163
 164    IRIS_NOS_COUNT,
 165 };
 166
 167 struct iris_depth_stencil_alpha_state;
 168
 169 /**
 170  * Cache IDs for the in-memory program cache (ice->shaders.cache).
 171  */
 172 enum iris_program_cache_id {
 173    IRIS_CACHE_VS  = MESA_SHADER_VERTEX,
 174    IRIS_CACHE_TCS = MESA_SHADER_TESS_CTRL,
 175    IRIS_CACHE_TES = MESA_SHADER_TESS_EVAL,
 176    IRIS_CACHE_GS  = MESA_SHADER_GEOMETRY,
 177    IRIS_CACHE_FS  = MESA_SHADER_FRAGMENT,
 178    IRIS_CACHE_CS  = MESA_SHADER_COMPUTE,
 179    IRIS_CACHE_BLORP,
 180 };
 181
 182 /** @{
 183  *
 184  * Defines for PIPE_CONTROL operations, which trigger cache flushes,
 185  * synchronization, pipelined memory writes, and so on.
 186  *
 187  * The bits here are not the actual hardware values.  The actual fields
 188  * move between various generations, so we just have flags for each
 189  * potential operation, and use genxml to encode the actual packet.
 190  */
 191 enum pipe_control_flags
 192 {
 193    PIPE_CONTROL_FLUSH_LLC                       = (1 << 1),
 194    PIPE_CONTROL_LRI_POST_SYNC_OP                = (1 << 2),
 195    PIPE_CONTROL_STORE_DATA_INDEX                = (1 << 3),
 196    PIPE_CONTROL_CS_STALL                        = (1 << 4),
 197    PIPE_CONTROL_GLOBAL_SNAPSHOT_COUNT_RESET     = (1 << 5),
 198    PIPE_CONTROL_SYNC_GFDT                       = (1 << 6),
 199    PIPE_CONTROL_TLB_INVALIDATE                  = (1 << 7),
 200    PIPE_CONTROL_MEDIA_STATE_CLEAR               = (1 << 8),
 201    PIPE_CONTROL_WRITE_IMMEDIATE                 = (1 << 9),
 202    PIPE_CONTROL_WRITE_DEPTH_COUNT               = (1 << 10),
 203    PIPE_CONTROL_WRITE_TIMESTAMP                 = (1 << 11),
 204    PIPE_CONTROL_DEPTH_STALL                     = (1 << 12),
 205    PIPE_CONTROL_RENDER_TARGET_FLUSH             = (1 << 13),
 206    PIPE_CONTROL_INSTRUCTION_INVALIDATE          = (1 << 14),
 207    PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE        = (1 << 15),
 208    PIPE_CONTROL_INDIRECT_STATE_POINTERS_DISABLE = (1 << 16),
 209    PIPE_CONTROL_NOTIFY_ENABLE                   = (1 << 17),
 210    PIPE_CONTROL_FLUSH_ENABLE                    = (1 << 18),
 211    PIPE_CONTROL_DATA_CACHE_FLUSH                = (1 << 19),
 212    PIPE_CONTROL_VF_CACHE_INVALIDATE             = (1 << 20),
 213    PIPE_CONTROL_CONST_CACHE_INVALIDATE          = (1 << 21),
 214    PIPE_CONTROL_STATE_CACHE_INVALIDATE          = (1 << 22),
 215    PIPE_CONTROL_STALL_AT_SCOREBOARD             = (1 << 23),
 216    PIPE_CONTROL_DEPTH_CACHE_FLUSH               = (1 << 24),
 217 };
 218
 219 #define PIPE_CONTROL_CACHE_FLUSH_BITS \
 220    (PIPE_CONTROL_DEPTH_CACHE_FLUSH |  \
 221     PIPE_CONTROL_DATA_CACHE_FLUSH |   \
 222     PIPE_CONTROL_RENDER_TARGET_FLUSH)
 223
 224 #define PIPE_CONTROL_CACHE_INVALIDATE_BITS  \
 225    (PIPE_CONTROL_STATE_CACHE_INVALIDATE |   \
 226     PIPE_CONTROL_CONST_CACHE_INVALIDATE |   \
 227     PIPE_CONTROL_VF_CACHE_INVALIDATE |      \
 228     PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE | \
 229     PIPE_CONTROL_INSTRUCTION_INVALIDATE)
 230
 231 enum iris_predicate_state {
 232    /* The first two states are used if we can determine whether to draw
 233     * without having to look at the values in the query object buffer. This
 234     * will happen if there is no conditional render in progress, if the query
 235     * object is already completed or if something else has already added
 236     * samples to the preliminary result.
 237     */
 238    IRIS_PREDICATE_STATE_RENDER,
 239    IRIS_PREDICATE_STATE_DONT_RENDER,
 240
 241    /* In this case whether to draw or not depends on the result of an
 242     * MI_PREDICATE command so the predicate enable bit needs to be checked.
 243     */
 244    IRIS_PREDICATE_STATE_USE_BIT,
 245 };
 246
 247 /** @} */
 248
 249 /**
 250  * An uncompiled, API-facing shader.  This is the Gallium CSO for shaders.
 251  * It primarily contains the NIR for the shader.
 252  *
 253  * Each API-facing shader can be compiled into multiple shader variants,
 254  * based on non-orthogonal state dependencies, recorded in the shader key.
 255  *
 256  * See iris_compiled_shader, which represents a compiled shader variant.
 257  */
 258 struct iris_uncompiled_shader {
 259    struct nir_shader *nir;
 260
 261    struct pipe_stream_output_info stream_output;
 262
 263    unsigned program_id;
 264
 265    /** Bitfield of (1 << IRIS_NOS_*) flags. */
 266    unsigned nos;
 267
 268    /** Have any shader variants been compiled yet? */
 269    bool compiled_once;
 270 };
 271
 272 /**
 273  * A compiled shader variant, containing a pointer to the GPU assembly,
 274  * as well as program data and other packets needed by state upload.
 275  *
 276  * There can be several iris_compiled_shader variants per API-level shader
 277  * (iris_uncompiled_shader), due to state-based recompiles (brw_*_prog_key).
 278  */
 279 struct iris_compiled_shader {
 280    /** Reference to the uploaded assembly. */
 281    struct iris_state_ref assembly;
 282
 283    /** Pointer to the assembly in the BO's map. */
 284    void *map;
 285
 286    /** The program data (owned by the program cache hash table) */
 287    struct brw_stage_prog_data *prog_data;
 288
 289    /** A list of system values to be uploaded as uniforms. */
 290    enum brw_param_builtin *system_values;
 291    unsigned num_system_values;
 292
 293    /** Number of constbufs expected by the shader. */
 294    unsigned num_cbufs;
 295
 296    /**
 297     * Derived 3DSTATE_STREAMOUT and 3DSTATE_SO_DECL_LIST packets
 298     * (the VUE-based information for transform feedback outputs).
 299     */
 300    uint32_t *streamout;
 301
 302    /**
 303     * Shader packets and other data derived from prog_data.  These must be
 304     * completely determined from prog_data.
 305     */
 306    uint8_t derived_data[0];
 307 };
 308
 309 /**
 310  * API context state that is replicated per shader stage.
 311  */
 312 struct iris_shader_state {
 313    /** Uniform Buffers */
 314    struct pipe_shader_buffer constbuf[PIPE_MAX_CONSTANT_BUFFERS];
 315    struct iris_state_ref constbuf_surf_state[PIPE_MAX_CONSTANT_BUFFERS];
 316
 317    struct pipe_constant_buffer cbuf0;
 318    bool cbuf0_needs_upload;
 319
 320    /** Shader Storage Buffers */
 321    struct pipe_shader_buffer ssbo[PIPE_MAX_SHADER_BUFFERS];
 322    struct iris_state_ref ssbo_surf_state[PIPE_MAX_SHADER_BUFFERS];
 323
 324    /** Shader Storage Images (image load store) */
 325    struct iris_image_view image[PIPE_MAX_SHADER_IMAGES];
 326
 327    struct iris_state_ref sampler_table;
 328    struct iris_sampler_state *samplers[IRIS_MAX_TEXTURE_SAMPLERS];
 329    struct iris_sampler_view *textures[IRIS_MAX_TEXTURE_SAMPLERS];
 330
 331    /** Bitfield of which constant buffers are bound (non-null). */
 332    uint32_t bound_cbufs;
 333
 334    /** Bitfield of which image views are bound (non-null). */
 335    uint32_t bound_image_views;
 336
 337    /** Bitfield of which sampler views are bound (non-null). */
 338    uint32_t bound_sampler_views;
 339
 340    /** Bitfield of which shader storage buffers are bound (non-null). */
 341    uint32_t bound_ssbos;
 342
 343    /** Bitfield of which shader storage buffers are writable. */
 344    uint32_t writable_ssbos;
 345 };
 346
 347 /**
 348  * Gallium CSO for stream output (transform feedback) targets.
 349  */
 350 struct iris_stream_output_target {
 351    struct pipe_stream_output_target base;
 352
 353    /** Storage holding the offset where we're writing in the buffer */
 354    struct iris_state_ref offset;
 355
 356    /** Stride (dwords-per-vertex) during this transform feedback operation */
 357    uint16_t stride;
 358
 359    /** Has 3DSTATE_SO_BUFFER actually been emitted, zeroing the offsets? */
 360    bool zeroed;
 361 };
 362
 363 /**
 364  * Virtual table for generation-specific (genxml) function calls.
 365  */
 366 struct iris_vtable {
 367    void (*destroy_state)(struct iris_context *ice);
 368    void (*init_render_context)(struct iris_screen *screen,
 369                                struct iris_batch *batch,
 370                                struct iris_vtable *vtbl,
 371                                struct pipe_debug_callback *dbg);
 372    void (*init_compute_context)(struct iris_screen *screen,
 373                                 struct iris_batch *batch,
 374                                 struct iris_vtable *vtbl,
 375                                 struct pipe_debug_callback *dbg);
 376    void (*upload_render_state)(struct iris_context *ice,
 377                                struct iris_batch *batch,
 378                                const struct pipe_draw_info *draw);
 379    void (*update_surface_base_address)(struct iris_batch *batch,
 380                                        struct iris_binder *binder);
 381    void (*upload_compute_state)(struct iris_context *ice,
 382                                 struct iris_batch *batch,
 383                                 const struct pipe_grid_info *grid);
 384    void (*rebind_buffer)(struct iris_context *ice,
 385                          struct iris_resource *res,
 386                          uint64_t old_address);
 387    void (*load_register_reg32)(struct iris_batch *batch, uint32_t dst,
 388                                uint32_t src);
 389    void (*load_register_reg64)(struct iris_batch *batch, uint32_t dst,
 390                                uint32_t src);
 391    void (*load_register_imm32)(struct iris_batch *batch, uint32_t reg,
 392                                uint32_t val);
 393    void (*load_register_imm64)(struct iris_batch *batch, uint32_t reg,
 394                                uint64_t val);
 395    void (*load_register_mem32)(struct iris_batch *batch, uint32_t reg,
 396                                struct iris_bo *bo, uint32_t offset);
 397    void (*load_register_mem64)(struct iris_batch *batch, uint32_t reg,
 398                                struct iris_bo *bo, uint32_t offset);
 399    void (*store_register_mem32)(struct iris_batch *batch, uint32_t reg,
 400                                 struct iris_bo *bo, uint32_t offset,
 401                                 bool predicated);
 402    void (*store_register_mem64)(struct iris_batch *batch, uint32_t reg,
 403                                 struct iris_bo *bo, uint32_t offset,
 404                                 bool predicated);
 405    void (*store_data_imm32)(struct iris_batch *batch,
 406                             struct iris_bo *bo, uint32_t offset,
 407                             uint32_t value);
 408    void (*store_data_imm64)(struct iris_batch *batch,
 409                             struct iris_bo *bo, uint32_t offset,
 410                             uint64_t value);
 411    void (*copy_mem_mem)(struct iris_batch *batch,
 412                         struct iris_bo *dst_bo, uint32_t dst_offset,
 413                         struct iris_bo *src_bo, uint32_t src_offset,
 414                         unsigned bytes);
 415    void (*emit_raw_pipe_control)(struct iris_batch *batch, uint32_t flags,
 416                                  struct iris_bo *bo, uint32_t offset,
 417                                  uint64_t imm);
 418
 419    unsigned (*derived_program_state_size)(enum iris_program_cache_id id);
 420    void (*store_derived_program_state)(struct iris_context *ice,
 421                                        enum iris_program_cache_id cache_id,
 422                                        struct iris_compiled_shader *shader);
 423    uint32_t *(*create_so_decl_list)(const struct pipe_stream_output_info *sol,
 424                                     const struct brw_vue_map *vue_map);
 425    void (*populate_vs_key)(const struct iris_context *ice,
 426                            const struct shader_info *info,
 427                            struct brw_vs_prog_key *key);
 428    void (*populate_tcs_key)(const struct iris_context *ice,
 429                             struct brw_tcs_prog_key *key);
 430    void (*populate_tes_key)(const struct iris_context *ice,
 431                             struct brw_tes_prog_key *key);
 432    void (*populate_gs_key)(const struct iris_context *ice,
 433                            struct brw_gs_prog_key *key);
 434    void (*populate_fs_key)(const struct iris_context *ice,
 435                            struct brw_wm_prog_key *key);
 436    void (*populate_cs_key)(const struct iris_context *ice,
 437                            struct brw_cs_prog_key *key);
 438    uint32_t (*mocs)(const struct iris_bo *bo);
 439 };
 440
 441 /**
 442  * A pool containing SAMPLER_BORDER_COLOR_STATE entries.
 443  *
 444  * See iris_border_color.c for more information.
 445  */
 446 struct iris_border_color_pool {
 447    struct iris_bo *bo;
 448    void *map;
 449    unsigned insert_point;
 450
 451    /** Map from border colors to offsets in the buffer. */
 452    struct hash_table *ht;
 453 };
 454
 455 /**
 456  * The API context (derived from pipe_context).
 457  *
 458  * Most driver state is tracked here.
 459  */
 460 struct iris_context {
 461    struct pipe_context ctx;
 462
 463    /** A debug callback for KHR_debug output. */
 464    struct pipe_debug_callback dbg;
 465
 466    /** A device reset status callback for notifying that the GPU is hosed. */
 467    struct pipe_device_reset_callback reset;
 468
 469    /** Slab allocator for iris_transfer_map objects. */
 470    struct slab_child_pool transfer_pool;
 471
 472    struct iris_vtable vtbl;
 473
 474    struct blorp_context blorp;
 475
 476    struct iris_batch batches[IRIS_BATCH_COUNT];
 477
 478    struct u_upload_mgr *query_buffer_uploader;
 479
 480    struct {
 481       struct {
 482          /**
 483           * Either the value of BaseVertex for indexed draw calls or the value
 484           * of the argument <first> for non-indexed draw calls.
 485           */
 486          int firstvertex;
 487          int baseinstance;
 488       } params;
 489
 490       /**
 491        * Resource and offset that stores draw_parameters from the indirect
 492        * buffer or to the buffer that stures the previous values for non
 493        * indirect draws.
 494        */
 495       struct pipe_resource *draw_params_res;
 496       uint32_t draw_params_offset;
 497
 498       struct {
 499          /**
 500           * The value of DrawID. This always comes in from it's own vertex
 501           * buffer since it's not part of the indirect draw parameters.
 502           */
 503          int drawid;
 504
 505          /**
 506           * Stores if an indexed or non-indexed draw (~0/0). Useful to
 507           * calculate BaseVertex as an AND of firstvertex and is_indexed_draw.
 508           */
 509          int is_indexed_draw;
 510       } derived_params;
 511
 512       /**
 513        * Resource and offset used for GL_ARB_shader_draw_parameters which
 514        * contains parameters that are not present in the indirect buffer as
 515        * drawid and is_indexed_draw. They will go in their own vertex element.
 516        */
 517       struct pipe_resource *derived_draw_params_res;
 518       uint32_t derived_draw_params_offset;
 519
 520       bool is_indirect;
 521    } draw;
 522
 523    struct {
 524       struct iris_uncompiled_shader *uncompiled[MESA_SHADER_STAGES];
 525       struct iris_compiled_shader *prog[MESA_SHADER_STAGES];
 526       struct brw_vue_map *last_vue_map;
 527
 528       struct u_upload_mgr *uploader;
 529       struct hash_table *cache;
 530
 531       unsigned urb_size;
 532
 533       /** Is a GS or TES outputting points or lines? */
 534       bool output_topology_is_points_or_lines;
 535
 536       /* Track last VS URB entry size */
 537       unsigned last_vs_entry_size;
 538
 539       /**
 540        * Scratch buffers for various sizes and stages.
 541        *
 542        * Indexed by the "Per-Thread Scratch Space" field's 4-bit encoding,
 543        * and shader stage.
 544        */
 545       struct iris_bo *scratch_bos[1 << 4][MESA_SHADER_STAGES];
 546    } shaders;
 547
 548    struct {
 549       struct iris_query *query;
 550       bool condition;
 551    } condition;
 552
 553    struct {
 554       uint64_t dirty;
 555       uint64_t dirty_for_nos[IRIS_NOS_COUNT];
 556
 557       unsigned num_viewports;
 558       unsigned sample_mask;
 559       struct iris_blend_state *cso_blend;
 560       struct iris_rasterizer_state *cso_rast;
 561       struct iris_depth_stencil_alpha_state *cso_zsa;
 562       struct iris_vertex_element_state *cso_vertex_elements;
 563       struct pipe_blend_color blend_color;
 564       struct pipe_poly_stipple poly_stipple;
 565       struct pipe_viewport_state viewports[IRIS_MAX_VIEWPORTS];
 566       struct pipe_scissor_state scissors[IRIS_MAX_VIEWPORTS];
 567       struct pipe_stencil_ref stencil_ref;
 568       struct pipe_framebuffer_state framebuffer;
 569       struct pipe_clip_state clip_planes;
 570
 571       float default_outer_level[4];
 572       float default_inner_level[2];
 573
 574       /** Bitfield of which vertex buffers are bound (non-null). */
 575       uint64_t bound_vertex_buffers;
 576
 577       bool primitive_restart;
 578       unsigned cut_index;
 579       enum pipe_prim_type prim_mode:8;
 580       bool prim_is_points_or_lines;
 581       uint8_t vertices_per_patch;
 582
 583       /** The last compute grid size */
 584       uint32_t last_grid[3];
 585       /** Reference to the BO containing the compute grid size */
 586       struct iris_state_ref grid_size;
 587       /** Reference to the SURFACE_STATE for the compute grid resource */
 588       struct iris_state_ref grid_surf_state;
 589
 590       /**
 591        * Array of aux usages for drawing, altered to account for any
 592        * self-dependencies from resources bound for sampling and rendering.
 593        */
 594       enum isl_aux_usage draw_aux_usage[BRW_MAX_DRAW_BUFFERS];
 595
 596       /** Bitfield of whether color blending is enabled for RT[i] */
 597       uint8_t blend_enables;
 598
 599       /** Are depth writes enabled?  (Depth buffer may or may not exist.) */
 600       bool depth_writes_enabled;
 601
 602       /** Are stencil writes enabled?  (Stencil buffer may or may not exist.) */
 603       bool stencil_writes_enabled;
 604
 605       /** GenX-specific current state */
 606       struct iris_genx_state *genx;
 607
 608       struct iris_shader_state shaders[MESA_SHADER_STAGES];
 609
 610       /** Do vertex shader uses shader draw parameters ? */
 611       bool vs_uses_draw_params;
 612       bool vs_uses_derived_draw_params;
 613       bool vs_needs_sgvs_element;
 614
 615       /** Do vertex shader uses edge flag ? */
 616       bool vs_needs_edge_flag;
 617
 618       /** Do any samplers need border color?  One bit per shader stage. */
 619       uint8_t need_border_colors;
 620
 621       struct pipe_stream_output_target *so_target[PIPE_MAX_SO_BUFFERS];
 622       bool streamout_active;
 623
 624       bool statistics_counters_enabled;
 625
 626       /** Current conditional rendering mode */
 627       enum iris_predicate_state predicate;
 628
 629       /**
 630        * Query BO with a MI_PREDICATE_RESULT snapshot calculated on the
 631        * render context that needs to be uploaded to the compute context.
 632        */
 633       struct iris_bo *compute_predicate;
 634
 635       /** Is a PIPE_QUERY_PRIMITIVES_GENERATED query active? */
 636       bool prims_generated_query_active;
 637
 638       /** 3DSTATE_STREAMOUT and 3DSTATE_SO_DECL_LIST packets */
 639       uint32_t *streamout;
 640
 641       /** Current strides for each streamout buffer */
 642       uint16_t *streamout_strides;
 643
 644       /** The SURFACE_STATE for a 1x1x1 null surface. */
 645       struct iris_state_ref unbound_tex;
 646
 647       /** The SURFACE_STATE for a framebuffer-sized null surface. */
 648       struct iris_state_ref null_fb;
 649
 650       struct u_upload_mgr *surface_uploader;
 651       // XXX: may want a separate uploader for "hey I made a CSO!" vs
 652       // "I'm streaming this out at draw time and never want it again!"
 653       struct u_upload_mgr *dynamic_uploader;
 654
 655       struct iris_binder binder;
 656
 657       struct iris_border_color_pool border_color_pool;
 658
 659       /** The high 16-bits of the last VBO/index buffer addresses */
 660       uint16_t last_vbo_high_bits[33];
 661       uint16_t last_index_bo_high_bits;
 662
 663       /**
 664        * Resources containing streamed state which our render context
 665        * currently points to.  Used to re-add these to the validation
 666        * list when we start a new batch and haven't resubmitted commands.
 667        */
 668       struct {
 669          struct pipe_resource *cc_vp;
 670          struct pipe_resource *sf_cl_vp;
 671          struct pipe_resource *color_calc;
 672          struct pipe_resource *scissor;
 673          struct pipe_resource *blend;
 674          struct pipe_resource *index_buffer;
 675       } last_res;
 676    } state;
 677 };
 678
 679 #define perf_debug(dbg, ...) do {                      \
 680    if (INTEL_DEBUG & DEBUG_PERF)                       \
 681       dbg_printf(__VA_ARGS__);                         \
 682    if (unlikely(dbg))                                  \
 683       pipe_debug_message(dbg, PERF_INFO, __VA_ARGS__); \
 684 } while(0)
 685
 686 double get_time(void);
 687
 688 struct pipe_context *
 689 iris_create_context(struct pipe_screen *screen, void *priv, unsigned flags);
 690
 691 void iris_lost_context_state(struct iris_batch *batch);
 692
 693 void iris_init_blit_functions(struct pipe_context *ctx);
 694 void iris_init_clear_functions(struct pipe_context *ctx);
 695 void iris_init_program_functions(struct pipe_context *ctx);
 696 void iris_init_resource_functions(struct pipe_context *ctx);
 697 void iris_init_query_functions(struct pipe_context *ctx);
 698 void iris_update_compiled_shaders(struct iris_context *ice);
 699 void iris_update_compiled_compute_shader(struct iris_context *ice);
 700 void iris_fill_cs_push_const_buffer(struct brw_cs_prog_data *cs_prog_data,
 701                                     uint32_t *dst);
 702
 703
 704 /* iris_blit.c */
 705 void iris_blorp_surf_for_resource(struct iris_vtable *vtbl,
 706                                   struct blorp_surf *surf,
 707                                   struct pipe_resource *p_res,
 708                                   enum isl_aux_usage aux_usage,
 709                                   unsigned level,
 710                                   bool is_render_target);
 711 void iris_copy_region(struct blorp_context *blorp,
 712                       struct iris_batch *batch,
 713                       struct pipe_resource *dst,
 714                       unsigned dst_level,
 715                       unsigned dstx, unsigned dsty, unsigned dstz,
 716                       struct pipe_resource *src,
 717                       unsigned src_level,
 718                       const struct pipe_box *src_box);
 719
 720 /* iris_draw.c */
 721
 722 void iris_draw_vbo(struct pipe_context *ctx, const struct pipe_draw_info *info);
 723 void iris_launch_grid(struct pipe_context *, const struct pipe_grid_info *);
 724
 725 /* iris_pipe_control.c */
 726
 727 void iris_emit_pipe_control_flush(struct iris_batch *batch,
 728                                   uint32_t flags);
 729 void iris_emit_pipe_control_write(struct iris_batch *batch, uint32_t flags,
 730                                   struct iris_bo *bo, uint32_t offset,
 731                                   uint64_t imm);
 732 void iris_emit_end_of_pipe_sync(struct iris_batch *batch,
 733                                 uint32_t flags);
 734
 735 void iris_init_flush_functions(struct pipe_context *ctx);
 736
 737 /* iris_blorp.c */
 738 void gen8_init_blorp(struct iris_context *ice);
 739 void gen9_init_blorp(struct iris_context *ice);
 740 void gen10_init_blorp(struct iris_context *ice);
 741 void gen11_init_blorp(struct iris_context *ice);
 742
 743 /* iris_border_color.c */
 744
 745 void iris_init_border_color_pool(struct iris_context *ice);
 746 void iris_destroy_border_color_pool(struct iris_context *ice);
 747 void iris_border_color_pool_reserve(struct iris_context *ice, unsigned count);
 748 uint32_t iris_upload_border_color(struct iris_context *ice,
 749                                   union pipe_color_union *color);
 750
 751 /* iris_state.c */
 752 void gen8_init_state(struct iris_context *ice);
 753 void gen9_init_state(struct iris_context *ice);
 754 void gen10_init_state(struct iris_context *ice);
 755 void gen11_init_state(struct iris_context *ice);
 756 void gen8_emit_urb_setup(struct iris_context *ice,
 757                           struct iris_batch *batch,
 758                           const unsigned size[4],
 759                           bool tess_present, bool gs_present);
 760 void gen9_emit_urb_setup(struct iris_context *ice,
 761                           struct iris_batch *batch,
 762                           const unsigned size[4],
 763                           bool tess_present, bool gs_present);
 764 void gen10_emit_urb_setup(struct iris_context *ice,
 765                           struct iris_batch *batch,
 766                           const unsigned size[4],
 767                           bool tess_present, bool gs_present);
 768 void gen11_emit_urb_setup(struct iris_context *ice,
 769                           struct iris_batch *batch,
 770                           const unsigned size[4],
 771                           bool tess_present, bool gs_present);
 772
 773 /* iris_program.c */
 774 const struct shader_info *iris_get_shader_info(const struct iris_context *ice,
 775                                                gl_shader_stage stage);
 776 struct iris_bo *iris_get_scratch_space(struct iris_context *ice,
 777                                        unsigned per_thread_scratch,
 778                                        gl_shader_stage stage);
 779
 780 /* iris_program_cache.c */
 781
 782 void iris_init_program_cache(struct iris_context *ice);
 783 void iris_destroy_program_cache(struct iris_context *ice);
 784 void iris_print_program_cache(struct iris_context *ice);
 785 struct iris_compiled_shader *iris_find_cached_shader(struct iris_context *ice,
 786                                                      enum iris_program_cache_id,
 787                                                      uint32_t key_size,
 788                                                      const void *key);
 789 struct iris_compiled_shader *iris_upload_shader(struct iris_context *ice,
 790                                                 enum iris_program_cache_id,
 791                                                 uint32_t key_size,
 792                                                 const void *key,
 793                                                 const void *assembly,
 794                                                 struct brw_stage_prog_data *,
 795                                                 uint32_t *streamout,
 796                                                 enum brw_param_builtin *sysv,
 797                                                 unsigned num_system_values,
 798                                                 unsigned num_cbufs);
 799 const void *iris_find_previous_compile(const struct iris_context *ice,
 800                                        enum iris_program_cache_id cache_id,
 801                                        unsigned program_string_id);
 802 bool iris_blorp_lookup_shader(struct blorp_batch *blorp_batch,
 803                               const void *key,
 804                               uint32_t key_size,
 805                               uint32_t *kernel_out,
 806                               void *prog_data_out);
 807 bool iris_blorp_upload_shader(struct blorp_batch *blorp_batch,
 808                               const void *key, uint32_t key_size,
 809                               const void *kernel, uint32_t kernel_size,
 810                               const struct brw_stage_prog_data *prog_data,
 811                               uint32_t prog_data_size,
 812                               uint32_t *kernel_out,
 813                               void *prog_data_out);
 814
 815 /* iris_query.c */
 816
 817 void iris_math_div32_gpr0(struct iris_context *ice,
 818                           struct iris_batch *batch,
 819                           uint32_t D);
 820 void iris_math_add32_gpr0(struct iris_context *ice,
 821                           struct iris_batch *batch,
 822                           uint32_t x);
 823
 824 uint64_t iris_timebase_scale(const struct gen_device_info *devinfo,
 825                              uint64_t gpu_timestamp);
 826 void iris_resolve_conditional_render(struct iris_context *ice);
 827
 828 /* iris_resolve.c */
 829
 830 void iris_predraw_resolve_inputs(struct iris_context *ice,
 831                                  struct iris_batch *batch,
 832                                  bool *draw_aux_buffer_disabled,
 833                                  gl_shader_stage stage,
 834                                  bool consider_framebuffer);
 835 void iris_predraw_resolve_framebuffer(struct iris_context *ice,
 836                                       struct iris_batch *batch,
 837                                       bool *draw_aux_buffer_disabled);
 838 void iris_postdraw_update_resolve_tracking(struct iris_context *ice,
 839                                            struct iris_batch *batch);
 840 void iris_cache_sets_clear(struct iris_batch *batch);
 841 void iris_flush_depth_and_render_caches(struct iris_batch *batch);
 842 void iris_cache_flush_for_read(struct iris_batch *batch, struct iris_bo *bo);
 843 void iris_cache_flush_for_render(struct iris_batch *batch,
 844                                  struct iris_bo *bo,
 845                                  enum isl_format format,
 846                                  enum isl_aux_usage aux_usage);
 847 void iris_render_cache_add_bo(struct iris_batch *batch,
 848                               struct iris_bo *bo,
 849                               enum isl_format format,
 850                               enum isl_aux_usage aux_usage);
 851 void iris_cache_flush_for_depth(struct iris_batch *batch, struct iris_bo *bo);
 852 void iris_depth_cache_add_bo(struct iris_batch *batch, struct iris_bo *bo);
 853
 854 /* iris_state.c */
 855 void gen9_toggle_preemption(struct iris_context *ice,
 856                             struct iris_batch *batch,
 857                             const struct pipe_draw_info *draw);
 858 #endif