2 * Copyright © 2017 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included
12 * in all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
15 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
18 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
19 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
20 * DEALINGS IN THE SOFTWARE.
26 * ============================= GENXML CODE =============================
27 * [This file is compiled once per generation.]
28 * =======================================================================
30 * This is the main state upload code.
32 * Gallium uses Constant State Objects, or CSOs, for most state. Large,
33 * complex, or highly reusable state can be created once, and bound and
34 * rebound multiple times. This is modeled with the pipe->create_*_state()
35 * and pipe->bind_*_state() hooks. Highly dynamic or inexpensive state is
36 * streamed out on the fly, via pipe->set_*_state() hooks.
38 * OpenGL involves frequently mutating context state, which is mirrored in
39 * core Mesa by highly mutable data structures. However, most applications
40 * typically draw the same things over and over - from frame to frame, most
41 * of the same objects are still visible and need to be redrawn. So, rather
42 * than inventing new state all the time, applications usually mutate to swap
43 * between known states that we've seen before.
45 * Gallium isolates us from this mutation by tracking API state, and
46 * distilling it into a set of Constant State Objects, or CSOs. Large,
47 * complex, or typically reusable state can be created once, then reused
48 * multiple times. Drivers can create and store their own associated data.
49 * This create/bind model corresponds to the pipe->create_*_state() and
50 * pipe->bind_*_state() driver hooks.
52 * Some state is cheap to create, or expected to be highly dynamic. Rather
53 * than creating and caching piles of CSOs for these, Gallium simply streams
54 * them out, via the pipe->set_*_state() driver hooks.
56 * To reduce draw time overhead, we try to compute as much state at create
57 * time as possible. Wherever possible, we translate the Gallium pipe state
58 * to 3DSTATE commands, and store those commands in the CSO. At draw time,
59 * we can simply memcpy them into a batch buffer.
61 * No hardware matches the abstraction perfectly, so some commands require
62 * information from multiple CSOs. In this case, we can store two copies
63 * of the packet (one in each CSO), and simply | together their DWords at
64 * draw time. Sometimes the second set is trivial (one or two fields), so
65 * we simply pack it at draw time.
67 * There are two main components in the file below. First, the CSO hooks
68 * create/bind/track state. The second are the draw-time upload functions,
69 * iris_upload_render_state() and iris_upload_compute_state(), which read
70 * the context state and emit the commands into the actual batch.
81 #define __gen_validate_value(x) VALGRIND_CHECK_MEM_IS_DEFINED(&(x), sizeof(x))
87 #include "pipe/p_defines.h"
88 #include "pipe/p_state.h"
89 #include "pipe/p_context.h"
90 #include "pipe/p_screen.h"
91 #include "util/u_dual_blend.h"
92 #include "util/u_inlines.h"
93 #include "util/u_format.h"
94 #include "util/u_framebuffer.h"
95 #include "util/u_transfer.h"
96 #include "util/u_upload_mgr.h"
97 #include "util/u_viewport.h"
98 #include "drm-uapi/i915_drm.h"
100 #include "intel/compiler/brw_compiler.h"
101 #include "intel/common/gen_l3_config.h"
102 #include "intel/common/gen_sample_positions.h"
103 #include "iris_batch.h"
104 #include "iris_context.h"
105 #include "iris_defines.h"
106 #include "iris_pipe.h"
107 #include "iris_resource.h"
109 #define __gen_address_type struct iris_address
110 #define __gen_user_data struct iris_batch
112 #define ARRAY_BYTES(x) (sizeof(uint32_t) * ARRAY_SIZE(x))
115 __gen_combine_address(struct iris_batch
*batch
, void *location
,
116 struct iris_address addr
, uint32_t delta
)
118 uint64_t result
= addr
.offset
+ delta
;
121 iris_use_pinned_bo(batch
, addr
.bo
, addr
.write
);
122 /* Assume this is a general address, not relative to a base. */
123 result
+= addr
.bo
->gtt_offset
;
129 #define __genxml_cmd_length(cmd) cmd ## _length
130 #define __genxml_cmd_length_bias(cmd) cmd ## _length_bias
131 #define __genxml_cmd_header(cmd) cmd ## _header
132 #define __genxml_cmd_pack(cmd) cmd ## _pack
134 #define _iris_pack_command(batch, cmd, dst, name) \
135 for (struct cmd name = { __genxml_cmd_header(cmd) }, \
136 *_dst = (void *)(dst); __builtin_expect(_dst != NULL, 1); \
137 ({ __genxml_cmd_pack(cmd)(batch, (void *)_dst, &name); \
141 #define iris_pack_command(cmd, dst, name) \
142 _iris_pack_command(NULL, cmd, dst, name)
144 #define iris_pack_state(cmd, dst, name) \
145 for (struct cmd name = {}, \
146 *_dst = (void *)(dst); __builtin_expect(_dst != NULL, 1); \
147 __genxml_cmd_pack(cmd)(NULL, (void *)_dst, &name), \
150 #define iris_emit_cmd(batch, cmd, name) \
151 _iris_pack_command(batch, cmd, iris_get_command_space(batch, 4 * __genxml_cmd_length(cmd)), name)
153 #define iris_emit_merge(batch, dwords0, dwords1, num_dwords) \
155 uint32_t *dw = iris_get_command_space(batch, 4 * num_dwords); \
156 for (uint32_t i = 0; i < num_dwords; i++) \
157 dw[i] = (dwords0)[i] | (dwords1)[i]; \
158 VG(VALGRIND_CHECK_MEM_IS_DEFINED(dw, num_dwords)); \
161 #include "genxml/genX_pack.h"
162 #include "genxml/gen_macros.h"
163 #include "genxml/genX_bits.h"
164 #include "intel/common/gen_guardband.h"
167 #define MOCS_PTE 0x18
170 #define MOCS_PTE (1 << 1)
171 #define MOCS_WB (2 << 1)
175 mocs(const struct iris_bo
*bo
)
177 return bo
&& bo
->external
? MOCS_PTE
: MOCS_WB
;
181 * Statically assert that PIPE_* enums match the hardware packets.
182 * (As long as they match, we don't need to translate them.)
184 UNUSED
static void pipe_asserts()
186 #define PIPE_ASSERT(x) STATIC_ASSERT((int)x)
188 /* pipe_logicop happens to match the hardware. */
189 PIPE_ASSERT(PIPE_LOGICOP_CLEAR
== LOGICOP_CLEAR
);
190 PIPE_ASSERT(PIPE_LOGICOP_NOR
== LOGICOP_NOR
);
191 PIPE_ASSERT(PIPE_LOGICOP_AND_INVERTED
== LOGICOP_AND_INVERTED
);
192 PIPE_ASSERT(PIPE_LOGICOP_COPY_INVERTED
== LOGICOP_COPY_INVERTED
);
193 PIPE_ASSERT(PIPE_LOGICOP_AND_REVERSE
== LOGICOP_AND_REVERSE
);
194 PIPE_ASSERT(PIPE_LOGICOP_INVERT
== LOGICOP_INVERT
);
195 PIPE_ASSERT(PIPE_LOGICOP_XOR
== LOGICOP_XOR
);
196 PIPE_ASSERT(PIPE_LOGICOP_NAND
== LOGICOP_NAND
);
197 PIPE_ASSERT(PIPE_LOGICOP_AND
== LOGICOP_AND
);
198 PIPE_ASSERT(PIPE_LOGICOP_EQUIV
== LOGICOP_EQUIV
);
199 PIPE_ASSERT(PIPE_LOGICOP_NOOP
== LOGICOP_NOOP
);
200 PIPE_ASSERT(PIPE_LOGICOP_OR_INVERTED
== LOGICOP_OR_INVERTED
);
201 PIPE_ASSERT(PIPE_LOGICOP_COPY
== LOGICOP_COPY
);
202 PIPE_ASSERT(PIPE_LOGICOP_OR_REVERSE
== LOGICOP_OR_REVERSE
);
203 PIPE_ASSERT(PIPE_LOGICOP_OR
== LOGICOP_OR
);
204 PIPE_ASSERT(PIPE_LOGICOP_SET
== LOGICOP_SET
);
206 /* pipe_blend_func happens to match the hardware. */
207 PIPE_ASSERT(PIPE_BLENDFACTOR_ONE
== BLENDFACTOR_ONE
);
208 PIPE_ASSERT(PIPE_BLENDFACTOR_SRC_COLOR
== BLENDFACTOR_SRC_COLOR
);
209 PIPE_ASSERT(PIPE_BLENDFACTOR_SRC_ALPHA
== BLENDFACTOR_SRC_ALPHA
);
210 PIPE_ASSERT(PIPE_BLENDFACTOR_DST_ALPHA
== BLENDFACTOR_DST_ALPHA
);
211 PIPE_ASSERT(PIPE_BLENDFACTOR_DST_COLOR
== BLENDFACTOR_DST_COLOR
);
212 PIPE_ASSERT(PIPE_BLENDFACTOR_SRC_ALPHA_SATURATE
== BLENDFACTOR_SRC_ALPHA_SATURATE
);
213 PIPE_ASSERT(PIPE_BLENDFACTOR_CONST_COLOR
== BLENDFACTOR_CONST_COLOR
);
214 PIPE_ASSERT(PIPE_BLENDFACTOR_CONST_ALPHA
== BLENDFACTOR_CONST_ALPHA
);
215 PIPE_ASSERT(PIPE_BLENDFACTOR_SRC1_COLOR
== BLENDFACTOR_SRC1_COLOR
);
216 PIPE_ASSERT(PIPE_BLENDFACTOR_SRC1_ALPHA
== BLENDFACTOR_SRC1_ALPHA
);
217 PIPE_ASSERT(PIPE_BLENDFACTOR_ZERO
== BLENDFACTOR_ZERO
);
218 PIPE_ASSERT(PIPE_BLENDFACTOR_INV_SRC_COLOR
== BLENDFACTOR_INV_SRC_COLOR
);
219 PIPE_ASSERT(PIPE_BLENDFACTOR_INV_SRC_ALPHA
== BLENDFACTOR_INV_SRC_ALPHA
);
220 PIPE_ASSERT(PIPE_BLENDFACTOR_INV_DST_ALPHA
== BLENDFACTOR_INV_DST_ALPHA
);
221 PIPE_ASSERT(PIPE_BLENDFACTOR_INV_DST_COLOR
== BLENDFACTOR_INV_DST_COLOR
);
222 PIPE_ASSERT(PIPE_BLENDFACTOR_INV_CONST_COLOR
== BLENDFACTOR_INV_CONST_COLOR
);
223 PIPE_ASSERT(PIPE_BLENDFACTOR_INV_CONST_ALPHA
== BLENDFACTOR_INV_CONST_ALPHA
);
224 PIPE_ASSERT(PIPE_BLENDFACTOR_INV_SRC1_COLOR
== BLENDFACTOR_INV_SRC1_COLOR
);
225 PIPE_ASSERT(PIPE_BLENDFACTOR_INV_SRC1_ALPHA
== BLENDFACTOR_INV_SRC1_ALPHA
);
227 /* pipe_blend_func happens to match the hardware. */
228 PIPE_ASSERT(PIPE_BLEND_ADD
== BLENDFUNCTION_ADD
);
229 PIPE_ASSERT(PIPE_BLEND_SUBTRACT
== BLENDFUNCTION_SUBTRACT
);
230 PIPE_ASSERT(PIPE_BLEND_REVERSE_SUBTRACT
== BLENDFUNCTION_REVERSE_SUBTRACT
);
231 PIPE_ASSERT(PIPE_BLEND_MIN
== BLENDFUNCTION_MIN
);
232 PIPE_ASSERT(PIPE_BLEND_MAX
== BLENDFUNCTION_MAX
);
234 /* pipe_stencil_op happens to match the hardware. */
235 PIPE_ASSERT(PIPE_STENCIL_OP_KEEP
== STENCILOP_KEEP
);
236 PIPE_ASSERT(PIPE_STENCIL_OP_ZERO
== STENCILOP_ZERO
);
237 PIPE_ASSERT(PIPE_STENCIL_OP_REPLACE
== STENCILOP_REPLACE
);
238 PIPE_ASSERT(PIPE_STENCIL_OP_INCR
== STENCILOP_INCRSAT
);
239 PIPE_ASSERT(PIPE_STENCIL_OP_DECR
== STENCILOP_DECRSAT
);
240 PIPE_ASSERT(PIPE_STENCIL_OP_INCR_WRAP
== STENCILOP_INCR
);
241 PIPE_ASSERT(PIPE_STENCIL_OP_DECR_WRAP
== STENCILOP_DECR
);
242 PIPE_ASSERT(PIPE_STENCIL_OP_INVERT
== STENCILOP_INVERT
);
244 /* pipe_sprite_coord_mode happens to match 3DSTATE_SBE */
245 PIPE_ASSERT(PIPE_SPRITE_COORD_UPPER_LEFT
== UPPERLEFT
);
246 PIPE_ASSERT(PIPE_SPRITE_COORD_LOWER_LEFT
== LOWERLEFT
);
251 translate_prim_type(enum pipe_prim_type prim
, uint8_t verts_per_patch
)
253 static const unsigned map
[] = {
254 [PIPE_PRIM_POINTS
] = _3DPRIM_POINTLIST
,
255 [PIPE_PRIM_LINES
] = _3DPRIM_LINELIST
,
256 [PIPE_PRIM_LINE_LOOP
] = _3DPRIM_LINELOOP
,
257 [PIPE_PRIM_LINE_STRIP
] = _3DPRIM_LINESTRIP
,
258 [PIPE_PRIM_TRIANGLES
] = _3DPRIM_TRILIST
,
259 [PIPE_PRIM_TRIANGLE_STRIP
] = _3DPRIM_TRISTRIP
,
260 [PIPE_PRIM_TRIANGLE_FAN
] = _3DPRIM_TRIFAN
,
261 [PIPE_PRIM_QUADS
] = _3DPRIM_QUADLIST
,
262 [PIPE_PRIM_QUAD_STRIP
] = _3DPRIM_QUADSTRIP
,
263 [PIPE_PRIM_POLYGON
] = _3DPRIM_POLYGON
,
264 [PIPE_PRIM_LINES_ADJACENCY
] = _3DPRIM_LINELIST_ADJ
,
265 [PIPE_PRIM_LINE_STRIP_ADJACENCY
] = _3DPRIM_LINESTRIP_ADJ
,
266 [PIPE_PRIM_TRIANGLES_ADJACENCY
] = _3DPRIM_TRILIST_ADJ
,
267 [PIPE_PRIM_TRIANGLE_STRIP_ADJACENCY
] = _3DPRIM_TRISTRIP_ADJ
,
268 [PIPE_PRIM_PATCHES
] = _3DPRIM_PATCHLIST_1
- 1,
271 return map
[prim
] + (prim
== PIPE_PRIM_PATCHES
? verts_per_patch
: 0);
275 translate_compare_func(enum pipe_compare_func pipe_func
)
277 static const unsigned map
[] = {
278 [PIPE_FUNC_NEVER
] = COMPAREFUNCTION_NEVER
,
279 [PIPE_FUNC_LESS
] = COMPAREFUNCTION_LESS
,
280 [PIPE_FUNC_EQUAL
] = COMPAREFUNCTION_EQUAL
,
281 [PIPE_FUNC_LEQUAL
] = COMPAREFUNCTION_LEQUAL
,
282 [PIPE_FUNC_GREATER
] = COMPAREFUNCTION_GREATER
,
283 [PIPE_FUNC_NOTEQUAL
] = COMPAREFUNCTION_NOTEQUAL
,
284 [PIPE_FUNC_GEQUAL
] = COMPAREFUNCTION_GEQUAL
,
285 [PIPE_FUNC_ALWAYS
] = COMPAREFUNCTION_ALWAYS
,
287 return map
[pipe_func
];
291 translate_shadow_func(enum pipe_compare_func pipe_func
)
293 /* Gallium specifies the result of shadow comparisons as:
295 * 1 if ref <op> texel,
300 * 0 if texel <op> ref,
303 * So we need to flip the operator and also negate.
305 static const unsigned map
[] = {
306 [PIPE_FUNC_NEVER
] = PREFILTEROPALWAYS
,
307 [PIPE_FUNC_LESS
] = PREFILTEROPLEQUAL
,
308 [PIPE_FUNC_EQUAL
] = PREFILTEROPNOTEQUAL
,
309 [PIPE_FUNC_LEQUAL
] = PREFILTEROPLESS
,
310 [PIPE_FUNC_GREATER
] = PREFILTEROPGEQUAL
,
311 [PIPE_FUNC_NOTEQUAL
] = PREFILTEROPEQUAL
,
312 [PIPE_FUNC_GEQUAL
] = PREFILTEROPGREATER
,
313 [PIPE_FUNC_ALWAYS
] = PREFILTEROPNEVER
,
315 return map
[pipe_func
];
319 translate_cull_mode(unsigned pipe_face
)
321 static const unsigned map
[4] = {
322 [PIPE_FACE_NONE
] = CULLMODE_NONE
,
323 [PIPE_FACE_FRONT
] = CULLMODE_FRONT
,
324 [PIPE_FACE_BACK
] = CULLMODE_BACK
,
325 [PIPE_FACE_FRONT_AND_BACK
] = CULLMODE_BOTH
,
327 return map
[pipe_face
];
331 translate_fill_mode(unsigned pipe_polymode
)
333 static const unsigned map
[4] = {
334 [PIPE_POLYGON_MODE_FILL
] = FILL_MODE_SOLID
,
335 [PIPE_POLYGON_MODE_LINE
] = FILL_MODE_WIREFRAME
,
336 [PIPE_POLYGON_MODE_POINT
] = FILL_MODE_POINT
,
337 [PIPE_POLYGON_MODE_FILL_RECTANGLE
] = FILL_MODE_SOLID
,
339 return map
[pipe_polymode
];
343 translate_mip_filter(enum pipe_tex_mipfilter pipe_mip
)
345 static const unsigned map
[] = {
346 [PIPE_TEX_MIPFILTER_NEAREST
] = MIPFILTER_NEAREST
,
347 [PIPE_TEX_MIPFILTER_LINEAR
] = MIPFILTER_LINEAR
,
348 [PIPE_TEX_MIPFILTER_NONE
] = MIPFILTER_NONE
,
350 return map
[pipe_mip
];
354 translate_wrap(unsigned pipe_wrap
)
356 static const unsigned map
[] = {
357 [PIPE_TEX_WRAP_REPEAT
] = TCM_WRAP
,
358 [PIPE_TEX_WRAP_CLAMP
] = TCM_HALF_BORDER
,
359 [PIPE_TEX_WRAP_CLAMP_TO_EDGE
] = TCM_CLAMP
,
360 [PIPE_TEX_WRAP_CLAMP_TO_BORDER
] = TCM_CLAMP_BORDER
,
361 [PIPE_TEX_WRAP_MIRROR_REPEAT
] = TCM_MIRROR
,
362 [PIPE_TEX_WRAP_MIRROR_CLAMP_TO_EDGE
] = TCM_MIRROR_ONCE
,
364 /* These are unsupported. */
365 [PIPE_TEX_WRAP_MIRROR_CLAMP
] = -1,
366 [PIPE_TEX_WRAP_MIRROR_CLAMP_TO_BORDER
] = -1,
368 return map
[pipe_wrap
];
371 static struct iris_address
372 ro_bo(struct iris_bo
*bo
, uint64_t offset
)
374 /* CSOs must pass NULL for bo! Otherwise it will add the BO to the
375 * validation list at CSO creation time, instead of draw time.
377 return (struct iris_address
) { .bo
= bo
, .offset
= offset
};
380 static struct iris_address
381 rw_bo(struct iris_bo
*bo
, uint64_t offset
)
383 /* CSOs must pass NULL for bo! Otherwise it will add the BO to the
384 * validation list at CSO creation time, instead of draw time.
386 return (struct iris_address
) { .bo
= bo
, .offset
= offset
, .write
= true };
390 * Allocate space for some indirect state.
392 * Return a pointer to the map (to fill it out) and a state ref (for
393 * referring to the state in GPU commands).
396 upload_state(struct u_upload_mgr
*uploader
,
397 struct iris_state_ref
*ref
,
402 u_upload_alloc(uploader
, 0, size
, alignment
, &ref
->offset
, &ref
->res
, &p
);
407 * Stream out temporary/short-lived state.
409 * This allocates space, pins the BO, and includes the BO address in the
410 * returned offset (which works because all state lives in 32-bit memory
414 stream_state(struct iris_batch
*batch
,
415 struct u_upload_mgr
*uploader
,
416 struct pipe_resource
**out_res
,
419 uint32_t *out_offset
)
423 u_upload_alloc(uploader
, 0, size
, alignment
, out_offset
, out_res
, &ptr
);
425 struct iris_bo
*bo
= iris_resource_bo(*out_res
);
426 iris_use_pinned_bo(batch
, bo
, false);
428 *out_offset
+= iris_bo_offset_from_base_address(bo
);
430 iris_record_state_size(batch
->state_sizes
, *out_offset
, size
);
436 * stream_state() + memcpy.
439 emit_state(struct iris_batch
*batch
,
440 struct u_upload_mgr
*uploader
,
441 struct pipe_resource
**out_res
,
448 stream_state(batch
, uploader
, out_res
, size
, alignment
, &offset
);
451 memcpy(map
, data
, size
);
457 * Did field 'x' change between 'old_cso' and 'new_cso'?
459 * (If so, we may want to set some dirty flags.)
461 #define cso_changed(x) (!old_cso || (old_cso->x != new_cso->x))
462 #define cso_changed_memcmp(x) \
463 (!old_cso || memcmp(old_cso->x, new_cso->x, sizeof(old_cso->x)) != 0)
466 flush_for_state_base_change(struct iris_batch
*batch
)
468 /* Flush before emitting STATE_BASE_ADDRESS.
470 * This isn't documented anywhere in the PRM. However, it seems to be
471 * necessary prior to changing the surface state base adress. We've
472 * seen issues in Vulkan where we get GPU hangs when using multi-level
473 * command buffers which clear depth, reset state base address, and then
476 * Normally, in GL, we would trust the kernel to do sufficient stalls
477 * and flushes prior to executing our batch. However, it doesn't seem
478 * as if the kernel's flushing is always sufficient and we don't want to
481 * We make this an end-of-pipe sync instead of a normal flush because we
482 * do not know the current status of the GPU. On Haswell at least,
483 * having a fast-clear operation in flight at the same time as a normal
484 * rendering operation can cause hangs. Since the kernel's flushing is
485 * insufficient, we need to ensure that any rendering operations from
486 * other processes are definitely complete before we try to do our own
487 * rendering. It's a bit of a big hammer but it appears to work.
489 iris_emit_end_of_pipe_sync(batch
,
490 "change STATE_BASE_ADDRESS",
491 PIPE_CONTROL_RENDER_TARGET_FLUSH
|
492 PIPE_CONTROL_DEPTH_CACHE_FLUSH
|
493 PIPE_CONTROL_DATA_CACHE_FLUSH
);
497 _iris_emit_lri(struct iris_batch
*batch
, uint32_t reg
, uint32_t val
)
499 iris_emit_cmd(batch
, GENX(MI_LOAD_REGISTER_IMM
), lri
) {
500 lri
.RegisterOffset
= reg
;
504 #define iris_emit_lri(b, r, v) _iris_emit_lri(b, GENX(r##_num), v)
507 _iris_emit_lrr(struct iris_batch
*batch
, uint32_t dst
, uint32_t src
)
509 iris_emit_cmd(batch
, GENX(MI_LOAD_REGISTER_REG
), lrr
) {
510 lrr
.SourceRegisterAddress
= src
;
511 lrr
.DestinationRegisterAddress
= dst
;
516 emit_pipeline_select(struct iris_batch
*batch
, uint32_t pipeline
)
518 #if GEN_GEN >= 8 && GEN_GEN < 10
519 /* From the Broadwell PRM, Volume 2a: Instructions, PIPELINE_SELECT:
521 * Software must clear the COLOR_CALC_STATE Valid field in
522 * 3DSTATE_CC_STATE_POINTERS command prior to send a PIPELINE_SELECT
523 * with Pipeline Select set to GPGPU.
525 * The internal hardware docs recommend the same workaround for Gen9
528 if (pipeline
== GPGPU
)
529 iris_emit_cmd(batch
, GENX(3DSTATE_CC_STATE_POINTERS
), t
);
533 /* From "BXML » GT » MI » vol1a GPU Overview » [Instruction]
534 * PIPELINE_SELECT [DevBWR+]":
538 * Software must ensure all the write caches are flushed through a
539 * stalling PIPE_CONTROL command followed by another PIPE_CONTROL
540 * command to invalidate read only caches prior to programming
541 * MI_PIPELINE_SELECT command to change the Pipeline Select Mode."
543 iris_emit_pipe_control_flush(batch
,
544 "workaround: PIPELINE_SELECT flushes (1/2)",
545 PIPE_CONTROL_RENDER_TARGET_FLUSH
|
546 PIPE_CONTROL_DEPTH_CACHE_FLUSH
|
547 PIPE_CONTROL_DATA_CACHE_FLUSH
|
548 PIPE_CONTROL_CS_STALL
);
550 iris_emit_pipe_control_flush(batch
,
551 "workaround: PIPELINE_SELECT flushes (2/2)",
552 PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE
|
553 PIPE_CONTROL_CONST_CACHE_INVALIDATE
|
554 PIPE_CONTROL_STATE_CACHE_INVALIDATE
|
555 PIPE_CONTROL_INSTRUCTION_INVALIDATE
);
557 iris_emit_cmd(batch
, GENX(PIPELINE_SELECT
), sel
) {
561 sel
.PipelineSelection
= pipeline
;
566 init_glk_barrier_mode(struct iris_batch
*batch
, uint32_t value
)
571 * "This chicken bit works around a hardware issue with barrier
572 * logic encountered when switching between GPGPU and 3D pipelines.
573 * To workaround the issue, this mode bit should be set after a
574 * pipeline is selected."
577 iris_pack_state(GENX(SLICE_COMMON_ECO_CHICKEN1
), ®_val
, reg
) {
578 reg
.GLKBarrierMode
= value
;
579 reg
.GLKBarrierModeMask
= 1;
581 iris_emit_lri(batch
, SLICE_COMMON_ECO_CHICKEN1
, reg_val
);
586 init_state_base_address(struct iris_batch
*batch
)
588 flush_for_state_base_change(batch
);
590 /* We program most base addresses once at context initialization time.
591 * Each base address points at a 4GB memory zone, and never needs to
592 * change. See iris_bufmgr.h for a description of the memory zones.
594 * The one exception is Surface State Base Address, which needs to be
595 * updated occasionally. See iris_binder.c for the details there.
597 iris_emit_cmd(batch
, GENX(STATE_BASE_ADDRESS
), sba
) {
598 sba
.GeneralStateMOCS
= MOCS_WB
;
599 sba
.StatelessDataPortAccessMOCS
= MOCS_WB
;
600 sba
.DynamicStateMOCS
= MOCS_WB
;
601 sba
.IndirectObjectMOCS
= MOCS_WB
;
602 sba
.InstructionMOCS
= MOCS_WB
;
604 sba
.GeneralStateBaseAddressModifyEnable
= true;
605 sba
.DynamicStateBaseAddressModifyEnable
= true;
606 sba
.IndirectObjectBaseAddressModifyEnable
= true;
607 sba
.InstructionBaseAddressModifyEnable
= true;
608 sba
.GeneralStateBufferSizeModifyEnable
= true;
609 sba
.DynamicStateBufferSizeModifyEnable
= true;
611 sba
.BindlessSurfaceStateBaseAddressModifyEnable
= true;
612 sba
.BindlessSurfaceStateMOCS
= MOCS_WB
;
614 sba
.IndirectObjectBufferSizeModifyEnable
= true;
615 sba
.InstructionBuffersizeModifyEnable
= true;
617 sba
.InstructionBaseAddress
= ro_bo(NULL
, IRIS_MEMZONE_SHADER_START
);
618 sba
.DynamicStateBaseAddress
= ro_bo(NULL
, IRIS_MEMZONE_DYNAMIC_START
);
620 sba
.GeneralStateBufferSize
= 0xfffff;
621 sba
.IndirectObjectBufferSize
= 0xfffff;
622 sba
.InstructionBufferSize
= 0xfffff;
623 sba
.DynamicStateBufferSize
= 0xfffff;
628 iris_emit_l3_config(struct iris_batch
*batch
, const struct gen_l3_config
*cfg
,
629 bool has_slm
, bool wants_dc_cache
)
632 iris_pack_state(GENX(L3CNTLREG
), ®_val
, reg
) {
633 reg
.SLMEnable
= has_slm
;
635 /* WA_1406697149: Bit 9 "Error Detection Behavior Control" must be set
636 * in L3CNTLREG register. The default setting of the bit is not the
637 * desirable behavior.
639 reg
.ErrorDetectionBehaviorControl
= true;
640 reg
.UseFullWays
= true;
642 reg
.URBAllocation
= cfg
->n
[GEN_L3P_URB
];
643 reg
.ROAllocation
= cfg
->n
[GEN_L3P_RO
];
644 reg
.DCAllocation
= cfg
->n
[GEN_L3P_DC
];
645 reg
.AllAllocation
= cfg
->n
[GEN_L3P_ALL
];
647 iris_emit_lri(batch
, L3CNTLREG
, reg_val
);
651 iris_emit_default_l3_config(struct iris_batch
*batch
,
652 const struct gen_device_info
*devinfo
,
655 bool wants_dc_cache
= true;
656 bool has_slm
= compute
;
657 const struct gen_l3_weights w
=
658 gen_get_default_l3_weights(devinfo
, wants_dc_cache
, has_slm
);
659 const struct gen_l3_config
*cfg
= gen_get_l3_config(devinfo
, w
);
660 iris_emit_l3_config(batch
, cfg
, has_slm
, wants_dc_cache
);
663 #if GEN_GEN == 9 || GEN_GEN == 10
665 iris_enable_obj_preemption(struct iris_batch
*batch
, bool enable
)
669 /* A fixed function pipe flush is required before modifying this field */
670 iris_emit_end_of_pipe_sync(batch
, enable
? "enable preemption"
671 : "disable preemption",
672 PIPE_CONTROL_RENDER_TARGET_FLUSH
);
674 /* enable object level preemption */
675 iris_pack_state(GENX(CS_CHICKEN1
), ®_val
, reg
) {
676 reg
.ReplayMode
= enable
;
677 reg
.ReplayModeMask
= true;
679 iris_emit_lri(batch
, CS_CHICKEN1
, reg_val
);
684 * Upload the initial GPU state for a render context.
686 * This sets some invariant state that needs to be programmed a particular
687 * way, but we never actually change.
690 iris_init_render_context(struct iris_screen
*screen
,
691 struct iris_batch
*batch
,
692 struct iris_vtable
*vtbl
,
693 struct pipe_debug_callback
*dbg
)
695 UNUSED
const struct gen_device_info
*devinfo
= &screen
->devinfo
;
698 emit_pipeline_select(batch
, _3D
);
700 iris_emit_default_l3_config(batch
, devinfo
, false);
702 init_state_base_address(batch
);
705 iris_pack_state(GENX(CS_DEBUG_MODE2
), ®_val
, reg
) {
706 reg
.CONSTANT_BUFFERAddressOffsetDisable
= true;
707 reg
.CONSTANT_BUFFERAddressOffsetDisableMask
= true;
709 iris_emit_lri(batch
, CS_DEBUG_MODE2
, reg_val
);
711 iris_pack_state(GENX(INSTPM
), ®_val
, reg
) {
712 reg
.CONSTANT_BUFFERAddressOffsetDisable
= true;
713 reg
.CONSTANT_BUFFERAddressOffsetDisableMask
= true;
715 iris_emit_lri(batch
, INSTPM
, reg_val
);
719 iris_pack_state(GENX(CACHE_MODE_1
), ®_val
, reg
) {
720 reg
.FloatBlendOptimizationEnable
= true;
721 reg
.FloatBlendOptimizationEnableMask
= true;
722 reg
.PartialResolveDisableInVC
= true;
723 reg
.PartialResolveDisableInVCMask
= true;
725 iris_emit_lri(batch
, CACHE_MODE_1
, reg_val
);
727 if (devinfo
->is_geminilake
)
728 init_glk_barrier_mode(batch
, GLK_BARRIER_MODE_3D_HULL
);
732 iris_pack_state(GENX(SAMPLER_MODE
), ®_val
, reg
) {
733 reg
.HeaderlessMessageforPreemptableContexts
= 1;
734 reg
.HeaderlessMessageforPreemptableContextsMask
= 1;
736 iris_emit_lri(batch
, SAMPLER_MODE
, reg_val
);
738 /* Bit 1 must be set in HALF_SLICE_CHICKEN7. */
739 iris_pack_state(GENX(HALF_SLICE_CHICKEN7
), ®_val
, reg
) {
740 reg
.EnabledTexelOffsetPrecisionFix
= 1;
741 reg
.EnabledTexelOffsetPrecisionFixMask
= 1;
743 iris_emit_lri(batch
, HALF_SLICE_CHICKEN7
, reg_val
);
745 /* WA_2204188704: Pixel Shader Panic dispatch must be disabled. */
746 iris_pack_state(GENX(COMMON_SLICE_CHICKEN3
), ®_val
, reg
) {
747 reg
.PSThreadPanicDispatch
= 0x3;
748 reg
.PSThreadPanicDispatchMask
= 0x3;
750 iris_emit_lri(batch
, COMMON_SLICE_CHICKEN3
, reg_val
);
752 iris_pack_state(GENX(SLICE_COMMON_ECO_CHICKEN1
), ®_val
, reg
) {
753 reg
.StateCacheRedirectToCSSectionEnable
= true;
754 reg
.StateCacheRedirectToCSSectionEnableMask
= true;
756 iris_emit_lri(batch
, SLICE_COMMON_ECO_CHICKEN1
, reg_val
);
762 /* 3DSTATE_DRAWING_RECTANGLE is non-pipelined, so we want to avoid
763 * changing it dynamically. We set it to the maximum size here, and
764 * instead include the render target dimensions in the viewport, so
765 * viewport extents clipping takes care of pruning stray geometry.
767 iris_emit_cmd(batch
, GENX(3DSTATE_DRAWING_RECTANGLE
), rect
) {
768 rect
.ClippedDrawingRectangleXMax
= UINT16_MAX
;
769 rect
.ClippedDrawingRectangleYMax
= UINT16_MAX
;
772 /* Set the initial MSAA sample positions. */
773 iris_emit_cmd(batch
, GENX(3DSTATE_SAMPLE_PATTERN
), pat
) {
774 GEN_SAMPLE_POS_1X(pat
._1xSample
);
775 GEN_SAMPLE_POS_2X(pat
._2xSample
);
776 GEN_SAMPLE_POS_4X(pat
._4xSample
);
777 GEN_SAMPLE_POS_8X(pat
._8xSample
);
779 GEN_SAMPLE_POS_16X(pat
._16xSample
);
783 /* Use the legacy AA line coverage computation. */
784 iris_emit_cmd(batch
, GENX(3DSTATE_AA_LINE_PARAMETERS
), foo
);
786 /* Disable chromakeying (it's for media) */
787 iris_emit_cmd(batch
, GENX(3DSTATE_WM_CHROMAKEY
), foo
);
789 /* We want regular rendering, not special HiZ operations. */
790 iris_emit_cmd(batch
, GENX(3DSTATE_WM_HZ_OP
), foo
);
792 /* No polygon stippling offsets are necessary. */
793 /* TODO: may need to set an offset for origin-UL framebuffers */
794 iris_emit_cmd(batch
, GENX(3DSTATE_POLY_STIPPLE_OFFSET
), foo
);
796 /* Set a static partitioning of the push constant area. */
797 /* TODO: this may be a bad idea...could starve the push ringbuffers... */
798 for (int i
= 0; i
<= MESA_SHADER_FRAGMENT
; i
++) {
799 iris_emit_cmd(batch
, GENX(3DSTATE_PUSH_CONSTANT_ALLOC_VS
), alloc
) {
800 alloc
._3DCommandSubOpcode
= 18 + i
;
801 alloc
.ConstantBufferOffset
= 6 * i
;
802 alloc
.ConstantBufferSize
= i
== MESA_SHADER_FRAGMENT
? 8 : 6;
807 /* Gen11+ is enabled for us by the kernel. */
808 iris_enable_obj_preemption(batch
, true);
813 iris_init_compute_context(struct iris_screen
*screen
,
814 struct iris_batch
*batch
,
815 struct iris_vtable
*vtbl
,
816 struct pipe_debug_callback
*dbg
)
818 UNUSED
const struct gen_device_info
*devinfo
= &screen
->devinfo
;
820 emit_pipeline_select(batch
, GPGPU
);
822 iris_emit_default_l3_config(batch
, devinfo
, true);
824 init_state_base_address(batch
);
827 if (devinfo
->is_geminilake
)
828 init_glk_barrier_mode(batch
, GLK_BARRIER_MODE_GPGPU
);
832 struct iris_vertex_buffer_state
{
833 /** The VERTEX_BUFFER_STATE hardware structure. */
834 uint32_t state
[GENX(VERTEX_BUFFER_STATE_length
)];
836 /** The resource to source vertex data from. */
837 struct pipe_resource
*resource
;
840 struct iris_depth_buffer_state
{
841 /* Depth/HiZ/Stencil related hardware packets. */
842 uint32_t packets
[GENX(3DSTATE_DEPTH_BUFFER_length
) +
843 GENX(3DSTATE_STENCIL_BUFFER_length
) +
844 GENX(3DSTATE_HIER_DEPTH_BUFFER_length
) +
845 GENX(3DSTATE_CLEAR_PARAMS_length
)];
849 * Generation-specific context state (ice->state.genx->...).
851 * Most state can go in iris_context directly, but these encode hardware
852 * packets which vary by generation.
854 struct iris_genx_state
{
855 struct iris_vertex_buffer_state vertex_buffers
[33];
857 struct iris_depth_buffer_state depth_buffer
;
859 uint32_t so_buffers
[4 * GENX(3DSTATE_SO_BUFFER_length
)];
862 /* Is object level preemption enabled? */
863 bool object_preemption
;
868 struct brw_image_param image_param
[PIPE_MAX_SHADER_IMAGES
];
870 } shaders
[MESA_SHADER_STAGES
];
874 * The pipe->set_blend_color() driver hook.
876 * This corresponds to our COLOR_CALC_STATE.
879 iris_set_blend_color(struct pipe_context
*ctx
,
880 const struct pipe_blend_color
*state
)
882 struct iris_context
*ice
= (struct iris_context
*) ctx
;
884 /* Our COLOR_CALC_STATE is exactly pipe_blend_color, so just memcpy */
885 memcpy(&ice
->state
.blend_color
, state
, sizeof(struct pipe_blend_color
));
886 ice
->state
.dirty
|= IRIS_DIRTY_COLOR_CALC_STATE
;
890 * Gallium CSO for blend state (see pipe_blend_state).
892 struct iris_blend_state
{
893 /** Partial 3DSTATE_PS_BLEND */
894 uint32_t ps_blend
[GENX(3DSTATE_PS_BLEND_length
)];
896 /** Partial BLEND_STATE */
897 uint32_t blend_state
[GENX(BLEND_STATE_length
) +
898 BRW_MAX_DRAW_BUFFERS
* GENX(BLEND_STATE_ENTRY_length
)];
900 bool alpha_to_coverage
; /* for shader key */
902 /** Bitfield of whether blending is enabled for RT[i] - for aux resolves */
903 uint8_t blend_enables
;
905 /** Bitfield of whether color writes are enabled for RT[i] */
906 uint8_t color_write_enables
;
908 /** Does RT[0] use dual color blending? */
909 bool dual_color_blending
;
912 static enum pipe_blendfactor
913 fix_blendfactor(enum pipe_blendfactor f
, bool alpha_to_one
)
916 if (f
== PIPE_BLENDFACTOR_SRC1_ALPHA
)
917 return PIPE_BLENDFACTOR_ONE
;
919 if (f
== PIPE_BLENDFACTOR_INV_SRC1_ALPHA
)
920 return PIPE_BLENDFACTOR_ZERO
;
927 * The pipe->create_blend_state() driver hook.
929 * Translates a pipe_blend_state into iris_blend_state.
932 iris_create_blend_state(struct pipe_context
*ctx
,
933 const struct pipe_blend_state
*state
)
935 struct iris_blend_state
*cso
= malloc(sizeof(struct iris_blend_state
));
936 uint32_t *blend_entry
= cso
->blend_state
+ GENX(BLEND_STATE_length
);
938 cso
->blend_enables
= 0;
939 cso
->color_write_enables
= 0;
940 STATIC_ASSERT(BRW_MAX_DRAW_BUFFERS
<= 8);
942 cso
->alpha_to_coverage
= state
->alpha_to_coverage
;
944 bool indep_alpha_blend
= false;
946 for (int i
= 0; i
< BRW_MAX_DRAW_BUFFERS
; i
++) {
947 const struct pipe_rt_blend_state
*rt
=
948 &state
->rt
[state
->independent_blend_enable
? i
: 0];
950 enum pipe_blendfactor src_rgb
=
951 fix_blendfactor(rt
->rgb_src_factor
, state
->alpha_to_one
);
952 enum pipe_blendfactor src_alpha
=
953 fix_blendfactor(rt
->alpha_src_factor
, state
->alpha_to_one
);
954 enum pipe_blendfactor dst_rgb
=
955 fix_blendfactor(rt
->rgb_dst_factor
, state
->alpha_to_one
);
956 enum pipe_blendfactor dst_alpha
=
957 fix_blendfactor(rt
->alpha_dst_factor
, state
->alpha_to_one
);
959 if (rt
->rgb_func
!= rt
->alpha_func
||
960 src_rgb
!= src_alpha
|| dst_rgb
!= dst_alpha
)
961 indep_alpha_blend
= true;
963 if (rt
->blend_enable
)
964 cso
->blend_enables
|= 1u << i
;
967 cso
->color_write_enables
|= 1u << i
;
969 iris_pack_state(GENX(BLEND_STATE_ENTRY
), blend_entry
, be
) {
970 be
.LogicOpEnable
= state
->logicop_enable
;
971 be
.LogicOpFunction
= state
->logicop_func
;
973 be
.PreBlendSourceOnlyClampEnable
= false;
974 be
.ColorClampRange
= COLORCLAMP_RTFORMAT
;
975 be
.PreBlendColorClampEnable
= true;
976 be
.PostBlendColorClampEnable
= true;
978 be
.ColorBufferBlendEnable
= rt
->blend_enable
;
980 be
.ColorBlendFunction
= rt
->rgb_func
;
981 be
.AlphaBlendFunction
= rt
->alpha_func
;
982 be
.SourceBlendFactor
= src_rgb
;
983 be
.SourceAlphaBlendFactor
= src_alpha
;
984 be
.DestinationBlendFactor
= dst_rgb
;
985 be
.DestinationAlphaBlendFactor
= dst_alpha
;
987 be
.WriteDisableRed
= !(rt
->colormask
& PIPE_MASK_R
);
988 be
.WriteDisableGreen
= !(rt
->colormask
& PIPE_MASK_G
);
989 be
.WriteDisableBlue
= !(rt
->colormask
& PIPE_MASK_B
);
990 be
.WriteDisableAlpha
= !(rt
->colormask
& PIPE_MASK_A
);
992 blend_entry
+= GENX(BLEND_STATE_ENTRY_length
);
995 iris_pack_command(GENX(3DSTATE_PS_BLEND
), cso
->ps_blend
, pb
) {
996 /* pb.HasWriteableRT is filled in at draw time.
997 * pb.AlphaTestEnable is filled in at draw time.
999 * pb.ColorBufferBlendEnable is filled in at draw time so we can avoid
1000 * setting it when dual color blending without an appropriate shader.
1003 pb
.AlphaToCoverageEnable
= state
->alpha_to_coverage
;
1004 pb
.IndependentAlphaBlendEnable
= indep_alpha_blend
;
1006 pb
.SourceBlendFactor
=
1007 fix_blendfactor(state
->rt
[0].rgb_src_factor
, state
->alpha_to_one
);
1008 pb
.SourceAlphaBlendFactor
=
1009 fix_blendfactor(state
->rt
[0].alpha_src_factor
, state
->alpha_to_one
);
1010 pb
.DestinationBlendFactor
=
1011 fix_blendfactor(state
->rt
[0].rgb_dst_factor
, state
->alpha_to_one
);
1012 pb
.DestinationAlphaBlendFactor
=
1013 fix_blendfactor(state
->rt
[0].alpha_dst_factor
, state
->alpha_to_one
);
1016 iris_pack_state(GENX(BLEND_STATE
), cso
->blend_state
, bs
) {
1017 bs
.AlphaToCoverageEnable
= state
->alpha_to_coverage
;
1018 bs
.IndependentAlphaBlendEnable
= indep_alpha_blend
;
1019 bs
.AlphaToOneEnable
= state
->alpha_to_one
;
1020 bs
.AlphaToCoverageDitherEnable
= state
->alpha_to_coverage
;
1021 bs
.ColorDitherEnable
= state
->dither
;
1022 /* bl.AlphaTestEnable and bs.AlphaTestFunction are filled in later. */
1025 cso
->dual_color_blending
= util_blend_state_is_dual(state
, 0);
1031 * The pipe->bind_blend_state() driver hook.
1033 * Bind a blending CSO and flag related dirty bits.
1036 iris_bind_blend_state(struct pipe_context
*ctx
, void *state
)
1038 struct iris_context
*ice
= (struct iris_context
*) ctx
;
1039 struct iris_blend_state
*cso
= state
;
1041 ice
->state
.cso_blend
= cso
;
1042 ice
->state
.blend_enables
= cso
? cso
->blend_enables
: 0;
1044 ice
->state
.dirty
|= IRIS_DIRTY_PS_BLEND
;
1045 ice
->state
.dirty
|= IRIS_DIRTY_BLEND_STATE
;
1046 ice
->state
.dirty
|= IRIS_DIRTY_RENDER_RESOLVES_AND_FLUSHES
;
1047 ice
->state
.dirty
|= ice
->state
.dirty_for_nos
[IRIS_NOS_BLEND
];
1051 * Return true if the FS writes to any color outputs which are not disabled
1052 * via color masking.
1055 has_writeable_rt(const struct iris_blend_state
*cso_blend
,
1056 const struct shader_info
*fs_info
)
1061 unsigned rt_outputs
= fs_info
->outputs_written
>> FRAG_RESULT_DATA0
;
1063 if (fs_info
->outputs_written
& BITFIELD64_BIT(FRAG_RESULT_COLOR
))
1064 rt_outputs
= (1 << BRW_MAX_DRAW_BUFFERS
) - 1;
1066 return cso_blend
->color_write_enables
& rt_outputs
;
1070 * Gallium CSO for depth, stencil, and alpha testing state.
1072 struct iris_depth_stencil_alpha_state
{
1073 /** Partial 3DSTATE_WM_DEPTH_STENCIL. */
1074 uint32_t wmds
[GENX(3DSTATE_WM_DEPTH_STENCIL_length
)];
1076 /** Outbound to BLEND_STATE, 3DSTATE_PS_BLEND, COLOR_CALC_STATE. */
1077 struct pipe_alpha_state alpha
;
1079 /** Outbound to resolve and cache set tracking. */
1080 bool depth_writes_enabled
;
1081 bool stencil_writes_enabled
;
1085 * The pipe->create_depth_stencil_alpha_state() driver hook.
1087 * We encode most of 3DSTATE_WM_DEPTH_STENCIL, and just save off the alpha
1088 * testing state since we need pieces of it in a variety of places.
1091 iris_create_zsa_state(struct pipe_context
*ctx
,
1092 const struct pipe_depth_stencil_alpha_state
*state
)
1094 struct iris_depth_stencil_alpha_state
*cso
=
1095 malloc(sizeof(struct iris_depth_stencil_alpha_state
));
1097 bool two_sided_stencil
= state
->stencil
[1].enabled
;
1099 cso
->alpha
= state
->alpha
;
1100 cso
->depth_writes_enabled
= state
->depth
.writemask
;
1101 cso
->stencil_writes_enabled
=
1102 state
->stencil
[0].writemask
!= 0 ||
1103 (two_sided_stencil
&& state
->stencil
[1].writemask
!= 0);
1105 /* The state tracker needs to optimize away EQUAL writes for us. */
1106 assert(!(state
->depth
.func
== PIPE_FUNC_EQUAL
&& state
->depth
.writemask
));
1108 iris_pack_command(GENX(3DSTATE_WM_DEPTH_STENCIL
), cso
->wmds
, wmds
) {
1109 wmds
.StencilFailOp
= state
->stencil
[0].fail_op
;
1110 wmds
.StencilPassDepthFailOp
= state
->stencil
[0].zfail_op
;
1111 wmds
.StencilPassDepthPassOp
= state
->stencil
[0].zpass_op
;
1112 wmds
.StencilTestFunction
=
1113 translate_compare_func(state
->stencil
[0].func
);
1114 wmds
.BackfaceStencilFailOp
= state
->stencil
[1].fail_op
;
1115 wmds
.BackfaceStencilPassDepthFailOp
= state
->stencil
[1].zfail_op
;
1116 wmds
.BackfaceStencilPassDepthPassOp
= state
->stencil
[1].zpass_op
;
1117 wmds
.BackfaceStencilTestFunction
=
1118 translate_compare_func(state
->stencil
[1].func
);
1119 wmds
.DepthTestFunction
= translate_compare_func(state
->depth
.func
);
1120 wmds
.DoubleSidedStencilEnable
= two_sided_stencil
;
1121 wmds
.StencilTestEnable
= state
->stencil
[0].enabled
;
1122 wmds
.StencilBufferWriteEnable
=
1123 state
->stencil
[0].writemask
!= 0 ||
1124 (two_sided_stencil
&& state
->stencil
[1].writemask
!= 0);
1125 wmds
.DepthTestEnable
= state
->depth
.enabled
;
1126 wmds
.DepthBufferWriteEnable
= state
->depth
.writemask
;
1127 wmds
.StencilTestMask
= state
->stencil
[0].valuemask
;
1128 wmds
.StencilWriteMask
= state
->stencil
[0].writemask
;
1129 wmds
.BackfaceStencilTestMask
= state
->stencil
[1].valuemask
;
1130 wmds
.BackfaceStencilWriteMask
= state
->stencil
[1].writemask
;
1131 /* wmds.[Backface]StencilReferenceValue are merged later */
1138 * The pipe->bind_depth_stencil_alpha_state() driver hook.
1140 * Bind a depth/stencil/alpha CSO and flag related dirty bits.
1143 iris_bind_zsa_state(struct pipe_context
*ctx
, void *state
)
1145 struct iris_context
*ice
= (struct iris_context
*) ctx
;
1146 struct iris_depth_stencil_alpha_state
*old_cso
= ice
->state
.cso_zsa
;
1147 struct iris_depth_stencil_alpha_state
*new_cso
= state
;
1150 if (cso_changed(alpha
.ref_value
))
1151 ice
->state
.dirty
|= IRIS_DIRTY_COLOR_CALC_STATE
;
1153 if (cso_changed(alpha
.enabled
))
1154 ice
->state
.dirty
|= IRIS_DIRTY_PS_BLEND
| IRIS_DIRTY_BLEND_STATE
;
1156 if (cso_changed(alpha
.func
))
1157 ice
->state
.dirty
|= IRIS_DIRTY_BLEND_STATE
;
1159 if (cso_changed(depth_writes_enabled
))
1160 ice
->state
.dirty
|= IRIS_DIRTY_RENDER_RESOLVES_AND_FLUSHES
;
1162 ice
->state
.depth_writes_enabled
= new_cso
->depth_writes_enabled
;
1163 ice
->state
.stencil_writes_enabled
= new_cso
->stencil_writes_enabled
;
1166 ice
->state
.cso_zsa
= new_cso
;
1167 ice
->state
.dirty
|= IRIS_DIRTY_CC_VIEWPORT
;
1168 ice
->state
.dirty
|= IRIS_DIRTY_WM_DEPTH_STENCIL
;
1169 ice
->state
.dirty
|= ice
->state
.dirty_for_nos
[IRIS_NOS_DEPTH_STENCIL_ALPHA
];
1173 * Gallium CSO for rasterizer state.
1175 struct iris_rasterizer_state
{
1176 uint32_t sf
[GENX(3DSTATE_SF_length
)];
1177 uint32_t clip
[GENX(3DSTATE_CLIP_length
)];
1178 uint32_t raster
[GENX(3DSTATE_RASTER_length
)];
1179 uint32_t wm
[GENX(3DSTATE_WM_length
)];
1180 uint32_t line_stipple
[GENX(3DSTATE_LINE_STIPPLE_length
)];
1182 uint8_t num_clip_plane_consts
;
1183 bool clip_halfz
; /* for CC_VIEWPORT */
1184 bool depth_clip_near
; /* for CC_VIEWPORT */
1185 bool depth_clip_far
; /* for CC_VIEWPORT */
1186 bool flatshade
; /* for shader state */
1187 bool flatshade_first
; /* for stream output */
1188 bool clamp_fragment_color
; /* for shader state */
1189 bool light_twoside
; /* for shader state */
1190 bool rasterizer_discard
; /* for 3DSTATE_STREAMOUT and 3DSTATE_CLIP */
1191 bool half_pixel_center
; /* for 3DSTATE_MULTISAMPLE */
1192 bool line_stipple_enable
;
1193 bool poly_stipple_enable
;
1195 bool force_persample_interp
;
1196 bool conservative_rasterization
;
1197 bool fill_mode_point_or_line
;
1198 enum pipe_sprite_coord_mode sprite_coord_mode
; /* PIPE_SPRITE_* */
1199 uint16_t sprite_coord_enable
;
1203 get_line_width(const struct pipe_rasterizer_state
*state
)
1205 float line_width
= state
->line_width
;
1207 /* From the OpenGL 4.4 spec:
1209 * "The actual width of non-antialiased lines is determined by rounding
1210 * the supplied width to the nearest integer, then clamping it to the
1211 * implementation-dependent maximum non-antialiased line width."
1213 if (!state
->multisample
&& !state
->line_smooth
)
1214 line_width
= roundf(state
->line_width
);
1216 if (!state
->multisample
&& state
->line_smooth
&& line_width
< 1.5f
) {
1217 /* For 1 pixel line thickness or less, the general anti-aliasing
1218 * algorithm gives up, and a garbage line is generated. Setting a
1219 * Line Width of 0.0 specifies the rasterization of the "thinnest"
1220 * (one-pixel-wide), non-antialiased lines.
1222 * Lines rendered with zero Line Width are rasterized using the
1223 * "Grid Intersection Quantization" rules as specified by the
1224 * "Zero-Width (Cosmetic) Line Rasterization" section of the docs.
1233 * The pipe->create_rasterizer_state() driver hook.
1236 iris_create_rasterizer_state(struct pipe_context
*ctx
,
1237 const struct pipe_rasterizer_state
*state
)
1239 struct iris_rasterizer_state
*cso
=
1240 malloc(sizeof(struct iris_rasterizer_state
));
1242 cso
->multisample
= state
->multisample
;
1243 cso
->force_persample_interp
= state
->force_persample_interp
;
1244 cso
->clip_halfz
= state
->clip_halfz
;
1245 cso
->depth_clip_near
= state
->depth_clip_near
;
1246 cso
->depth_clip_far
= state
->depth_clip_far
;
1247 cso
->flatshade
= state
->flatshade
;
1248 cso
->flatshade_first
= state
->flatshade_first
;
1249 cso
->clamp_fragment_color
= state
->clamp_fragment_color
;
1250 cso
->light_twoside
= state
->light_twoside
;
1251 cso
->rasterizer_discard
= state
->rasterizer_discard
;
1252 cso
->half_pixel_center
= state
->half_pixel_center
;
1253 cso
->sprite_coord_mode
= state
->sprite_coord_mode
;
1254 cso
->sprite_coord_enable
= state
->sprite_coord_enable
;
1255 cso
->line_stipple_enable
= state
->line_stipple_enable
;
1256 cso
->poly_stipple_enable
= state
->poly_stipple_enable
;
1257 cso
->conservative_rasterization
=
1258 state
->conservative_raster_mode
== PIPE_CONSERVATIVE_RASTER_POST_SNAP
;
1260 cso
->fill_mode_point_or_line
=
1261 state
->fill_front
== PIPE_POLYGON_MODE_LINE
||
1262 state
->fill_front
== PIPE_POLYGON_MODE_POINT
||
1263 state
->fill_back
== PIPE_POLYGON_MODE_LINE
||
1264 state
->fill_back
== PIPE_POLYGON_MODE_POINT
;
1266 if (state
->clip_plane_enable
!= 0)
1267 cso
->num_clip_plane_consts
= util_logbase2(state
->clip_plane_enable
) + 1;
1269 cso
->num_clip_plane_consts
= 0;
1271 float line_width
= get_line_width(state
);
1273 iris_pack_command(GENX(3DSTATE_SF
), cso
->sf
, sf
) {
1274 sf
.StatisticsEnable
= true;
1275 sf
.ViewportTransformEnable
= true;
1276 sf
.AALineDistanceMode
= AALINEDISTANCE_TRUE
;
1277 sf
.LineEndCapAntialiasingRegionWidth
=
1278 state
->line_smooth
? _10pixels
: _05pixels
;
1279 sf
.LastPixelEnable
= state
->line_last_pixel
;
1280 sf
.LineWidth
= line_width
;
1281 sf
.SmoothPointEnable
= (state
->point_smooth
|| state
->multisample
) &&
1282 !state
->point_quad_rasterization
;
1283 sf
.PointWidthSource
= state
->point_size_per_vertex
? Vertex
: State
;
1284 sf
.PointWidth
= state
->point_size
;
1286 if (state
->flatshade_first
) {
1287 sf
.TriangleFanProvokingVertexSelect
= 1;
1289 sf
.TriangleStripListProvokingVertexSelect
= 2;
1290 sf
.TriangleFanProvokingVertexSelect
= 2;
1291 sf
.LineStripListProvokingVertexSelect
= 1;
1295 iris_pack_command(GENX(3DSTATE_RASTER
), cso
->raster
, rr
) {
1296 rr
.FrontWinding
= state
->front_ccw
? CounterClockwise
: Clockwise
;
1297 rr
.CullMode
= translate_cull_mode(state
->cull_face
);
1298 rr
.FrontFaceFillMode
= translate_fill_mode(state
->fill_front
);
1299 rr
.BackFaceFillMode
= translate_fill_mode(state
->fill_back
);
1300 rr
.DXMultisampleRasterizationEnable
= state
->multisample
;
1301 rr
.GlobalDepthOffsetEnableSolid
= state
->offset_tri
;
1302 rr
.GlobalDepthOffsetEnableWireframe
= state
->offset_line
;
1303 rr
.GlobalDepthOffsetEnablePoint
= state
->offset_point
;
1304 rr
.GlobalDepthOffsetConstant
= state
->offset_units
* 2;
1305 rr
.GlobalDepthOffsetScale
= state
->offset_scale
;
1306 rr
.GlobalDepthOffsetClamp
= state
->offset_clamp
;
1307 rr
.SmoothPointEnable
= state
->point_smooth
;
1308 rr
.AntialiasingEnable
= state
->line_smooth
;
1309 rr
.ScissorRectangleEnable
= state
->scissor
;
1311 rr
.ViewportZNearClipTestEnable
= state
->depth_clip_near
;
1312 rr
.ViewportZFarClipTestEnable
= state
->depth_clip_far
;
1313 rr
.ConservativeRasterizationEnable
=
1314 cso
->conservative_rasterization
;
1316 rr
.ViewportZClipTestEnable
= (state
->depth_clip_near
|| state
->depth_clip_far
);
1320 iris_pack_command(GENX(3DSTATE_CLIP
), cso
->clip
, cl
) {
1321 /* cl.NonPerspectiveBarycentricEnable is filled in at draw time from
1322 * the FS program; cl.ForceZeroRTAIndexEnable is filled in from the FB.
1324 cl
.EarlyCullEnable
= true;
1325 cl
.UserClipDistanceClipTestEnableBitmask
= state
->clip_plane_enable
;
1326 cl
.ForceUserClipDistanceClipTestEnableBitmask
= true;
1327 cl
.APIMode
= state
->clip_halfz
? APIMODE_D3D
: APIMODE_OGL
;
1328 cl
.GuardbandClipTestEnable
= true;
1329 cl
.ClipEnable
= true;
1330 cl
.MinimumPointWidth
= 0.125;
1331 cl
.MaximumPointWidth
= 255.875;
1333 if (state
->flatshade_first
) {
1334 cl
.TriangleFanProvokingVertexSelect
= 1;
1336 cl
.TriangleStripListProvokingVertexSelect
= 2;
1337 cl
.TriangleFanProvokingVertexSelect
= 2;
1338 cl
.LineStripListProvokingVertexSelect
= 1;
1342 iris_pack_command(GENX(3DSTATE_WM
), cso
->wm
, wm
) {
1343 /* wm.BarycentricInterpolationMode and wm.EarlyDepthStencilControl are
1344 * filled in at draw time from the FS program.
1346 wm
.LineAntialiasingRegionWidth
= _10pixels
;
1347 wm
.LineEndCapAntialiasingRegionWidth
= _05pixels
;
1348 wm
.PointRasterizationRule
= RASTRULE_UPPER_RIGHT
;
1349 wm
.LineStippleEnable
= state
->line_stipple_enable
;
1350 wm
.PolygonStippleEnable
= state
->poly_stipple_enable
;
1353 /* Remap from 0..255 back to 1..256 */
1354 const unsigned line_stipple_factor
= state
->line_stipple_factor
+ 1;
1356 iris_pack_command(GENX(3DSTATE_LINE_STIPPLE
), cso
->line_stipple
, line
) {
1357 line
.LineStipplePattern
= state
->line_stipple_pattern
;
1358 line
.LineStippleInverseRepeatCount
= 1.0f
/ line_stipple_factor
;
1359 line
.LineStippleRepeatCount
= line_stipple_factor
;
1366 * The pipe->bind_rasterizer_state() driver hook.
1368 * Bind a rasterizer CSO and flag related dirty bits.
1371 iris_bind_rasterizer_state(struct pipe_context
*ctx
, void *state
)
1373 struct iris_context
*ice
= (struct iris_context
*) ctx
;
1374 struct iris_rasterizer_state
*old_cso
= ice
->state
.cso_rast
;
1375 struct iris_rasterizer_state
*new_cso
= state
;
1378 /* Try to avoid re-emitting 3DSTATE_LINE_STIPPLE, it's non-pipelined */
1379 if (cso_changed_memcmp(line_stipple
))
1380 ice
->state
.dirty
|= IRIS_DIRTY_LINE_STIPPLE
;
1382 if (cso_changed(half_pixel_center
))
1383 ice
->state
.dirty
|= IRIS_DIRTY_MULTISAMPLE
;
1385 if (cso_changed(line_stipple_enable
) || cso_changed(poly_stipple_enable
))
1386 ice
->state
.dirty
|= IRIS_DIRTY_WM
;
1388 if (cso_changed(rasterizer_discard
))
1389 ice
->state
.dirty
|= IRIS_DIRTY_STREAMOUT
| IRIS_DIRTY_CLIP
;
1391 if (cso_changed(flatshade_first
))
1392 ice
->state
.dirty
|= IRIS_DIRTY_STREAMOUT
;
1394 if (cso_changed(depth_clip_near
) || cso_changed(depth_clip_far
) ||
1395 cso_changed(clip_halfz
))
1396 ice
->state
.dirty
|= IRIS_DIRTY_CC_VIEWPORT
;
1398 if (cso_changed(sprite_coord_enable
) ||
1399 cso_changed(sprite_coord_mode
) ||
1400 cso_changed(light_twoside
))
1401 ice
->state
.dirty
|= IRIS_DIRTY_SBE
;
1403 if (cso_changed(conservative_rasterization
))
1404 ice
->state
.dirty
|= IRIS_DIRTY_FS
;
1407 ice
->state
.cso_rast
= new_cso
;
1408 ice
->state
.dirty
|= IRIS_DIRTY_RASTER
;
1409 ice
->state
.dirty
|= IRIS_DIRTY_CLIP
;
1410 ice
->state
.dirty
|= ice
->state
.dirty_for_nos
[IRIS_NOS_RASTERIZER
];
1414 * Return true if the given wrap mode requires the border color to exist.
1416 * (We can skip uploading it if the sampler isn't going to use it.)
1419 wrap_mode_needs_border_color(unsigned wrap_mode
)
1421 return wrap_mode
== TCM_CLAMP_BORDER
|| wrap_mode
== TCM_HALF_BORDER
;
1425 * Gallium CSO for sampler state.
1427 struct iris_sampler_state
{
1428 union pipe_color_union border_color
;
1429 bool needs_border_color
;
1431 uint32_t sampler_state
[GENX(SAMPLER_STATE_length
)];
1435 * The pipe->create_sampler_state() driver hook.
1437 * We fill out SAMPLER_STATE (except for the border color pointer), and
1438 * store that on the CPU. It doesn't make sense to upload it to a GPU
1439 * buffer object yet, because 3DSTATE_SAMPLER_STATE_POINTERS requires
1440 * all bound sampler states to be in contiguous memor.
1443 iris_create_sampler_state(struct pipe_context
*ctx
,
1444 const struct pipe_sampler_state
*state
)
1446 struct iris_sampler_state
*cso
= CALLOC_STRUCT(iris_sampler_state
);
1451 STATIC_ASSERT(PIPE_TEX_FILTER_NEAREST
== MAPFILTER_NEAREST
);
1452 STATIC_ASSERT(PIPE_TEX_FILTER_LINEAR
== MAPFILTER_LINEAR
);
1454 unsigned wrap_s
= translate_wrap(state
->wrap_s
);
1455 unsigned wrap_t
= translate_wrap(state
->wrap_t
);
1456 unsigned wrap_r
= translate_wrap(state
->wrap_r
);
1458 memcpy(&cso
->border_color
, &state
->border_color
, sizeof(cso
->border_color
));
1460 cso
->needs_border_color
= wrap_mode_needs_border_color(wrap_s
) ||
1461 wrap_mode_needs_border_color(wrap_t
) ||
1462 wrap_mode_needs_border_color(wrap_r
);
1464 float min_lod
= state
->min_lod
;
1465 unsigned mag_img_filter
= state
->mag_img_filter
;
1467 // XXX: explain this code ported from ilo...I don't get it at all...
1468 if (state
->min_mip_filter
== PIPE_TEX_MIPFILTER_NONE
&&
1469 state
->min_lod
> 0.0f
) {
1471 mag_img_filter
= state
->min_img_filter
;
1474 iris_pack_state(GENX(SAMPLER_STATE
), cso
->sampler_state
, samp
) {
1475 samp
.TCXAddressControlMode
= wrap_s
;
1476 samp
.TCYAddressControlMode
= wrap_t
;
1477 samp
.TCZAddressControlMode
= wrap_r
;
1478 samp
.CubeSurfaceControlMode
= state
->seamless_cube_map
;
1479 samp
.NonnormalizedCoordinateEnable
= !state
->normalized_coords
;
1480 samp
.MinModeFilter
= state
->min_img_filter
;
1481 samp
.MagModeFilter
= mag_img_filter
;
1482 samp
.MipModeFilter
= translate_mip_filter(state
->min_mip_filter
);
1483 samp
.MaximumAnisotropy
= RATIO21
;
1485 if (state
->max_anisotropy
>= 2) {
1486 if (state
->min_img_filter
== PIPE_TEX_FILTER_LINEAR
) {
1487 samp
.MinModeFilter
= MAPFILTER_ANISOTROPIC
;
1488 samp
.AnisotropicAlgorithm
= EWAApproximation
;
1491 if (state
->mag_img_filter
== PIPE_TEX_FILTER_LINEAR
)
1492 samp
.MagModeFilter
= MAPFILTER_ANISOTROPIC
;
1494 samp
.MaximumAnisotropy
=
1495 MIN2((state
->max_anisotropy
- 2) / 2, RATIO161
);
1498 /* Set address rounding bits if not using nearest filtering. */
1499 if (state
->min_img_filter
!= PIPE_TEX_FILTER_NEAREST
) {
1500 samp
.UAddressMinFilterRoundingEnable
= true;
1501 samp
.VAddressMinFilterRoundingEnable
= true;
1502 samp
.RAddressMinFilterRoundingEnable
= true;
1505 if (state
->mag_img_filter
!= PIPE_TEX_FILTER_NEAREST
) {
1506 samp
.UAddressMagFilterRoundingEnable
= true;
1507 samp
.VAddressMagFilterRoundingEnable
= true;
1508 samp
.RAddressMagFilterRoundingEnable
= true;
1511 if (state
->compare_mode
== PIPE_TEX_COMPARE_R_TO_TEXTURE
)
1512 samp
.ShadowFunction
= translate_shadow_func(state
->compare_func
);
1514 const float hw_max_lod
= GEN_GEN
>= 7 ? 14 : 13;
1516 samp
.LODPreClampMode
= CLAMP_MODE_OGL
;
1517 samp
.MinLOD
= CLAMP(min_lod
, 0, hw_max_lod
);
1518 samp
.MaxLOD
= CLAMP(state
->max_lod
, 0, hw_max_lod
);
1519 samp
.TextureLODBias
= CLAMP(state
->lod_bias
, -16, 15);
1521 /* .BorderColorPointer is filled in by iris_bind_sampler_states. */
1528 * The pipe->bind_sampler_states() driver hook.
1531 iris_bind_sampler_states(struct pipe_context
*ctx
,
1532 enum pipe_shader_type p_stage
,
1533 unsigned start
, unsigned count
,
1536 struct iris_context
*ice
= (struct iris_context
*) ctx
;
1537 gl_shader_stage stage
= stage_from_pipe(p_stage
);
1538 struct iris_shader_state
*shs
= &ice
->state
.shaders
[stage
];
1540 assert(start
+ count
<= IRIS_MAX_TEXTURE_SAMPLERS
);
1542 for (int i
= 0; i
< count
; i
++) {
1543 shs
->samplers
[start
+ i
] = states
[i
];
1546 ice
->state
.dirty
|= IRIS_DIRTY_SAMPLER_STATES_VS
<< stage
;
1550 * Upload the sampler states into a contiguous area of GPU memory, for
1551 * for 3DSTATE_SAMPLER_STATE_POINTERS_*.
1553 * Also fill out the border color state pointers.
1556 iris_upload_sampler_states(struct iris_context
*ice
, gl_shader_stage stage
)
1558 struct iris_shader_state
*shs
= &ice
->state
.shaders
[stage
];
1559 const struct shader_info
*info
= iris_get_shader_info(ice
, stage
);
1561 /* We assume the state tracker will call pipe->bind_sampler_states()
1562 * if the program's number of textures changes.
1564 unsigned count
= info
? util_last_bit(info
->textures_used
) : 0;
1569 /* Assemble the SAMPLER_STATEs into a contiguous table that lives
1570 * in the dynamic state memory zone, so we can point to it via the
1571 * 3DSTATE_SAMPLER_STATE_POINTERS_* commands.
1573 unsigned size
= count
* 4 * GENX(SAMPLER_STATE_length
);
1575 upload_state(ice
->state
.dynamic_uploader
, &shs
->sampler_table
, size
, 32);
1579 struct pipe_resource
*res
= shs
->sampler_table
.res
;
1580 shs
->sampler_table
.offset
+=
1581 iris_bo_offset_from_base_address(iris_resource_bo(res
));
1583 iris_record_state_size(ice
->state
.sizes
, shs
->sampler_table
.offset
, size
);
1585 /* Make sure all land in the same BO */
1586 iris_border_color_pool_reserve(ice
, IRIS_MAX_TEXTURE_SAMPLERS
);
1588 ice
->state
.need_border_colors
&= ~(1 << stage
);
1590 for (int i
= 0; i
< count
; i
++) {
1591 struct iris_sampler_state
*state
= shs
->samplers
[i
];
1592 struct iris_sampler_view
*tex
= shs
->textures
[i
];
1595 memset(map
, 0, 4 * GENX(SAMPLER_STATE_length
));
1596 } else if (!state
->needs_border_color
) {
1597 memcpy(map
, state
->sampler_state
, 4 * GENX(SAMPLER_STATE_length
));
1599 ice
->state
.need_border_colors
|= 1 << stage
;
1601 /* We may need to swizzle the border color for format faking.
1602 * A/LA formats are faked as R/RG with 000R or R00G swizzles.
1603 * This means we need to move the border color's A channel into
1604 * the R or G channels so that those read swizzles will move it
1607 union pipe_color_union
*color
= &state
->border_color
;
1608 union pipe_color_union tmp
;
1610 enum pipe_format internal_format
= tex
->res
->internal_format
;
1612 if (util_format_is_alpha(internal_format
)) {
1613 unsigned char swz
[4] = {
1614 PIPE_SWIZZLE_W
, PIPE_SWIZZLE_0
,
1615 PIPE_SWIZZLE_0
, PIPE_SWIZZLE_0
1617 util_format_apply_color_swizzle(&tmp
, color
, swz
, true);
1619 } else if (util_format_is_luminance_alpha(internal_format
) &&
1620 internal_format
!= PIPE_FORMAT_L8A8_SRGB
) {
1621 unsigned char swz
[4] = {
1622 PIPE_SWIZZLE_X
, PIPE_SWIZZLE_W
,
1623 PIPE_SWIZZLE_0
, PIPE_SWIZZLE_0
1625 util_format_apply_color_swizzle(&tmp
, color
, swz
, true);
1630 /* Stream out the border color and merge the pointer. */
1631 uint32_t offset
= iris_upload_border_color(ice
, color
);
1633 uint32_t dynamic
[GENX(SAMPLER_STATE_length
)];
1634 iris_pack_state(GENX(SAMPLER_STATE
), dynamic
, dyns
) {
1635 dyns
.BorderColorPointer
= offset
;
1638 for (uint32_t j
= 0; j
< GENX(SAMPLER_STATE_length
); j
++)
1639 map
[j
] = state
->sampler_state
[j
] | dynamic
[j
];
1642 map
+= GENX(SAMPLER_STATE_length
);
1646 static enum isl_channel_select
1647 fmt_swizzle(const struct iris_format_info
*fmt
, enum pipe_swizzle swz
)
1650 case PIPE_SWIZZLE_X
: return fmt
->swizzle
.r
;
1651 case PIPE_SWIZZLE_Y
: return fmt
->swizzle
.g
;
1652 case PIPE_SWIZZLE_Z
: return fmt
->swizzle
.b
;
1653 case PIPE_SWIZZLE_W
: return fmt
->swizzle
.a
;
1654 case PIPE_SWIZZLE_1
: return SCS_ONE
;
1655 case PIPE_SWIZZLE_0
: return SCS_ZERO
;
1656 default: unreachable("invalid swizzle");
1661 fill_buffer_surface_state(struct isl_device
*isl_dev
,
1662 struct iris_resource
*res
,
1664 enum isl_format format
,
1665 struct isl_swizzle swizzle
,
1669 const struct isl_format_layout
*fmtl
= isl_format_get_layout(format
);
1670 const unsigned cpp
= format
== ISL_FORMAT_RAW
? 1 : fmtl
->bpb
/ 8;
1672 /* The ARB_texture_buffer_specification says:
1674 * "The number of texels in the buffer texture's texel array is given by
1676 * floor(<buffer_size> / (<components> * sizeof(<base_type>)),
1678 * where <buffer_size> is the size of the buffer object, in basic
1679 * machine units and <components> and <base_type> are the element count
1680 * and base data type for elements, as specified in Table X.1. The
1681 * number of texels in the texel array is then clamped to the
1682 * implementation-dependent limit MAX_TEXTURE_BUFFER_SIZE_ARB."
1684 * We need to clamp the size in bytes to MAX_TEXTURE_BUFFER_SIZE * stride,
1685 * so that when ISL divides by stride to obtain the number of texels, that
1686 * texel count is clamped to MAX_TEXTURE_BUFFER_SIZE.
1688 unsigned final_size
=
1689 MIN3(size
, res
->bo
->size
- res
->offset
- offset
,
1690 IRIS_MAX_TEXTURE_BUFFER_SIZE
* cpp
);
1692 isl_buffer_fill_state(isl_dev
, map
,
1693 .address
= res
->bo
->gtt_offset
+ res
->offset
+ offset
,
1694 .size_B
= final_size
,
1698 .mocs
= mocs(res
->bo
));
1701 #define SURFACE_STATE_ALIGNMENT 64
1704 * Allocate several contiguous SURFACE_STATE structures, one for each
1705 * supported auxiliary surface mode.
1708 alloc_surface_states(struct u_upload_mgr
*mgr
,
1709 struct iris_state_ref
*ref
,
1710 unsigned aux_usages
)
1712 const unsigned surf_size
= 4 * GENX(RENDER_SURFACE_STATE_length
);
1714 /* If this changes, update this to explicitly align pointers */
1715 STATIC_ASSERT(surf_size
== SURFACE_STATE_ALIGNMENT
);
1717 assert(aux_usages
!= 0);
1720 upload_state(mgr
, ref
, util_bitcount(aux_usages
) * surf_size
,
1721 SURFACE_STATE_ALIGNMENT
);
1723 ref
->offset
+= iris_bo_offset_from_base_address(iris_resource_bo(ref
->res
));
1729 fill_surface_state(struct isl_device
*isl_dev
,
1731 struct iris_resource
*res
,
1732 struct isl_view
*view
,
1735 struct isl_surf_fill_state_info f
= {
1738 .mocs
= mocs(res
->bo
),
1739 .address
= res
->bo
->gtt_offset
+ res
->offset
,
1742 if (aux_usage
!= ISL_AUX_USAGE_NONE
) {
1743 f
.aux_surf
= &res
->aux
.surf
;
1744 f
.aux_usage
= aux_usage
;
1745 f
.aux_address
= res
->aux
.bo
->gtt_offset
+ res
->aux
.offset
;
1747 struct iris_bo
*clear_bo
= NULL
;
1748 uint64_t clear_offset
= 0;
1750 iris_resource_get_clear_color(res
, &clear_bo
, &clear_offset
);
1752 f
.clear_address
= clear_bo
->gtt_offset
+ clear_offset
;
1753 f
.use_clear_address
= isl_dev
->info
->gen
> 9;
1757 isl_surf_fill_state_s(isl_dev
, map
, &f
);
1761 * The pipe->create_sampler_view() driver hook.
1763 static struct pipe_sampler_view
*
1764 iris_create_sampler_view(struct pipe_context
*ctx
,
1765 struct pipe_resource
*tex
,
1766 const struct pipe_sampler_view
*tmpl
)
1768 struct iris_context
*ice
= (struct iris_context
*) ctx
;
1769 struct iris_screen
*screen
= (struct iris_screen
*)ctx
->screen
;
1770 const struct gen_device_info
*devinfo
= &screen
->devinfo
;
1771 struct iris_sampler_view
*isv
= calloc(1, sizeof(struct iris_sampler_view
));
1776 /* initialize base object */
1778 isv
->base
.context
= ctx
;
1779 isv
->base
.texture
= NULL
;
1780 pipe_reference_init(&isv
->base
.reference
, 1);
1781 pipe_resource_reference(&isv
->base
.texture
, tex
);
1783 if (util_format_is_depth_or_stencil(tmpl
->format
)) {
1784 struct iris_resource
*zres
, *sres
;
1785 const struct util_format_description
*desc
=
1786 util_format_description(tmpl
->format
);
1788 iris_get_depth_stencil_resources(tex
, &zres
, &sres
);
1790 tex
= util_format_has_depth(desc
) ? &zres
->base
: &sres
->base
;
1793 isv
->res
= (struct iris_resource
*) tex
;
1795 void *map
= alloc_surface_states(ice
->state
.surface_uploader
,
1796 &isv
->surface_state
,
1797 isv
->res
->aux
.sampler_usages
);
1801 isl_surf_usage_flags_t usage
= ISL_SURF_USAGE_TEXTURE_BIT
;
1803 if (isv
->base
.target
== PIPE_TEXTURE_CUBE
||
1804 isv
->base
.target
== PIPE_TEXTURE_CUBE_ARRAY
)
1805 usage
|= ISL_SURF_USAGE_CUBE_BIT
;
1807 const struct iris_format_info fmt
=
1808 iris_format_for_usage(devinfo
, tmpl
->format
, usage
);
1810 isv
->clear_color
= isv
->res
->aux
.clear_color
;
1812 isv
->view
= (struct isl_view
) {
1814 .swizzle
= (struct isl_swizzle
) {
1815 .r
= fmt_swizzle(&fmt
, tmpl
->swizzle_r
),
1816 .g
= fmt_swizzle(&fmt
, tmpl
->swizzle_g
),
1817 .b
= fmt_swizzle(&fmt
, tmpl
->swizzle_b
),
1818 .a
= fmt_swizzle(&fmt
, tmpl
->swizzle_a
),
1823 /* Fill out SURFACE_STATE for this view. */
1824 if (tmpl
->target
!= PIPE_BUFFER
) {
1825 isv
->view
.base_level
= tmpl
->u
.tex
.first_level
;
1826 isv
->view
.levels
= tmpl
->u
.tex
.last_level
- tmpl
->u
.tex
.first_level
+ 1;
1827 // XXX: do I need to port f9fd0cf4790cb2a530e75d1a2206dbb9d8af7cb2?
1828 isv
->view
.base_array_layer
= tmpl
->u
.tex
.first_layer
;
1829 isv
->view
.array_len
=
1830 tmpl
->u
.tex
.last_layer
- tmpl
->u
.tex
.first_layer
+ 1;
1832 unsigned aux_modes
= isv
->res
->aux
.sampler_usages
;
1834 enum isl_aux_usage aux_usage
= u_bit_scan(&aux_modes
);
1836 /* If we have a multisampled depth buffer, do not create a sampler
1837 * surface state with HiZ.
1839 fill_surface_state(&screen
->isl_dev
, map
, isv
->res
, &isv
->view
,
1842 map
+= SURFACE_STATE_ALIGNMENT
;
1845 fill_buffer_surface_state(&screen
->isl_dev
, isv
->res
, map
,
1846 isv
->view
.format
, isv
->view
.swizzle
,
1847 tmpl
->u
.buf
.offset
, tmpl
->u
.buf
.size
);
1854 iris_sampler_view_destroy(struct pipe_context
*ctx
,
1855 struct pipe_sampler_view
*state
)
1857 struct iris_sampler_view
*isv
= (void *) state
;
1858 pipe_resource_reference(&state
->texture
, NULL
);
1859 pipe_resource_reference(&isv
->surface_state
.res
, NULL
);
1864 * The pipe->create_surface() driver hook.
1866 * In Gallium nomenclature, "surfaces" are a view of a resource that
1867 * can be bound as a render target or depth/stencil buffer.
1869 static struct pipe_surface
*
1870 iris_create_surface(struct pipe_context
*ctx
,
1871 struct pipe_resource
*tex
,
1872 const struct pipe_surface
*tmpl
)
1874 struct iris_context
*ice
= (struct iris_context
*) ctx
;
1875 struct iris_screen
*screen
= (struct iris_screen
*)ctx
->screen
;
1876 const struct gen_device_info
*devinfo
= &screen
->devinfo
;
1877 struct iris_surface
*surf
= calloc(1, sizeof(struct iris_surface
));
1878 struct pipe_surface
*psurf
= &surf
->base
;
1879 struct iris_resource
*res
= (struct iris_resource
*) tex
;
1884 pipe_reference_init(&psurf
->reference
, 1);
1885 pipe_resource_reference(&psurf
->texture
, tex
);
1886 psurf
->context
= ctx
;
1887 psurf
->format
= tmpl
->format
;
1888 psurf
->width
= tex
->width0
;
1889 psurf
->height
= tex
->height0
;
1890 psurf
->texture
= tex
;
1891 psurf
->u
.tex
.first_layer
= tmpl
->u
.tex
.first_layer
;
1892 psurf
->u
.tex
.last_layer
= tmpl
->u
.tex
.last_layer
;
1893 psurf
->u
.tex
.level
= tmpl
->u
.tex
.level
;
1895 isl_surf_usage_flags_t usage
= 0;
1897 usage
= ISL_SURF_USAGE_STORAGE_BIT
;
1898 else if (util_format_is_depth_or_stencil(tmpl
->format
))
1899 usage
= ISL_SURF_USAGE_DEPTH_BIT
;
1901 usage
= ISL_SURF_USAGE_RENDER_TARGET_BIT
;
1903 const struct iris_format_info fmt
=
1904 iris_format_for_usage(devinfo
, psurf
->format
, usage
);
1906 if ((usage
& ISL_SURF_USAGE_RENDER_TARGET_BIT
) &&
1907 !isl_format_supports_rendering(devinfo
, fmt
.fmt
)) {
1908 /* Framebuffer validation will reject this invalid case, but it
1909 * hasn't had the opportunity yet. In the meantime, we need to
1910 * avoid hitting ISL asserts about unsupported formats below.
1916 struct isl_view
*view
= &surf
->view
;
1917 *view
= (struct isl_view
) {
1919 .base_level
= tmpl
->u
.tex
.level
,
1921 .base_array_layer
= tmpl
->u
.tex
.first_layer
,
1922 .array_len
= tmpl
->u
.tex
.last_layer
- tmpl
->u
.tex
.first_layer
+ 1,
1923 .swizzle
= ISL_SWIZZLE_IDENTITY
,
1927 surf
->clear_color
= res
->aux
.clear_color
;
1929 /* Bail early for depth/stencil - we don't want SURFACE_STATE for them. */
1930 if (res
->surf
.usage
& (ISL_SURF_USAGE_DEPTH_BIT
|
1931 ISL_SURF_USAGE_STENCIL_BIT
))
1935 void *map
= alloc_surface_states(ice
->state
.surface_uploader
,
1936 &surf
->surface_state
,
1937 res
->aux
.possible_usages
);
1941 if (!isl_format_is_compressed(res
->surf
.format
)) {
1942 /* This is a normal surface. Fill out a SURFACE_STATE for each possible
1943 * auxiliary surface mode and return the pipe_surface.
1945 unsigned aux_modes
= res
->aux
.possible_usages
;
1947 enum isl_aux_usage aux_usage
= u_bit_scan(&aux_modes
);
1949 fill_surface_state(&screen
->isl_dev
, map
, res
, view
, aux_usage
);
1951 map
+= SURFACE_STATE_ALIGNMENT
;
1957 /* The resource has a compressed format, which is not renderable, but we
1958 * have a renderable view format. We must be attempting to upload blocks
1959 * of compressed data via an uncompressed view.
1961 * In this case, we can assume there are no auxiliary buffers, a single
1962 * miplevel, and that the resource is single-sampled. Gallium may try
1963 * and create an uncompressed view with multiple layers, however.
1965 assert(!isl_format_is_compressed(fmt
.fmt
));
1966 assert(res
->aux
.possible_usages
== 1 << ISL_AUX_USAGE_NONE
);
1967 assert(res
->surf
.samples
== 1);
1968 assert(view
->levels
== 1);
1970 struct isl_surf isl_surf
;
1971 uint32_t offset_B
= 0, tile_x_sa
= 0, tile_y_sa
= 0;
1973 if (view
->base_level
> 0) {
1974 /* We can't rely on the hardware's miplevel selection with such
1975 * a substantial lie about the format, so we select a single image
1976 * using the Tile X/Y Offset fields. In this case, we can't handle
1977 * multiple array slices.
1979 * On Broadwell, HALIGN and VALIGN are specified in pixels and are
1980 * hard-coded to align to exactly the block size of the compressed
1981 * texture. This means that, when reinterpreted as a non-compressed
1982 * texture, the tile offsets may be anything and we can't rely on
1985 * Return NULL to force the state tracker to take fallback paths.
1987 if (view
->array_len
> 1 || GEN_GEN
== 8)
1990 const bool is_3d
= res
->surf
.dim
== ISL_SURF_DIM_3D
;
1991 isl_surf_get_image_surf(&screen
->isl_dev
, &res
->surf
,
1993 is_3d
? 0 : view
->base_array_layer
,
1994 is_3d
? view
->base_array_layer
: 0,
1996 &offset_B
, &tile_x_sa
, &tile_y_sa
);
1998 /* We use address and tile offsets to access a single level/layer
1999 * as a subimage, so reset level/layer so it doesn't offset again.
2001 view
->base_array_layer
= 0;
2002 view
->base_level
= 0;
2004 /* Level 0 doesn't require tile offsets, and the hardware can find
2005 * array slices using QPitch even with the format override, so we
2006 * can allow layers in this case. Copy the original ISL surface.
2008 memcpy(&isl_surf
, &res
->surf
, sizeof(isl_surf
));
2011 /* Scale down the image dimensions by the block size. */
2012 const struct isl_format_layout
*fmtl
=
2013 isl_format_get_layout(res
->surf
.format
);
2014 isl_surf
.format
= fmt
.fmt
;
2015 isl_surf
.logical_level0_px
.width
=
2016 DIV_ROUND_UP(isl_surf
.logical_level0_px
.width
, fmtl
->bw
);
2017 isl_surf
.logical_level0_px
.height
=
2018 DIV_ROUND_UP(isl_surf
.logical_level0_px
.height
, fmtl
->bh
);
2019 isl_surf
.phys_level0_sa
.width
/= fmtl
->bw
;
2020 isl_surf
.phys_level0_sa
.height
/= fmtl
->bh
;
2021 tile_x_sa
/= fmtl
->bw
;
2022 tile_y_sa
/= fmtl
->bh
;
2024 psurf
->width
= isl_surf
.logical_level0_px
.width
;
2025 psurf
->height
= isl_surf
.logical_level0_px
.height
;
2027 struct isl_surf_fill_state_info f
= {
2030 .mocs
= mocs(res
->bo
),
2031 .address
= res
->bo
->gtt_offset
+ offset_B
,
2032 .x_offset_sa
= tile_x_sa
,
2033 .y_offset_sa
= tile_y_sa
,
2036 isl_surf_fill_state_s(&screen
->isl_dev
, map
, &f
);
2042 fill_default_image_param(struct brw_image_param
*param
)
2044 memset(param
, 0, sizeof(*param
));
2045 /* Set the swizzling shifts to all-ones to effectively disable swizzling --
2046 * See emit_address_calculation() in brw_fs_surface_builder.cpp for a more
2047 * detailed explanation of these parameters.
2049 param
->swizzling
[0] = 0xff;
2050 param
->swizzling
[1] = 0xff;
2054 fill_buffer_image_param(struct brw_image_param
*param
,
2055 enum pipe_format pfmt
,
2058 const unsigned cpp
= util_format_get_blocksize(pfmt
);
2060 fill_default_image_param(param
);
2061 param
->size
[0] = size
/ cpp
;
2062 param
->stride
[0] = cpp
;
2065 #define isl_surf_fill_image_param(x, ...)
2066 #define fill_default_image_param(x, ...)
2067 #define fill_buffer_image_param(x, ...)
2071 * The pipe->set_shader_images() driver hook.
2074 iris_set_shader_images(struct pipe_context
*ctx
,
2075 enum pipe_shader_type p_stage
,
2076 unsigned start_slot
, unsigned count
,
2077 const struct pipe_image_view
*p_images
)
2079 struct iris_context
*ice
= (struct iris_context
*) ctx
;
2080 struct iris_screen
*screen
= (struct iris_screen
*)ctx
->screen
;
2081 const struct gen_device_info
*devinfo
= &screen
->devinfo
;
2082 gl_shader_stage stage
= stage_from_pipe(p_stage
);
2083 struct iris_shader_state
*shs
= &ice
->state
.shaders
[stage
];
2085 struct iris_genx_state
*genx
= ice
->state
.genx
;
2086 struct brw_image_param
*image_params
= genx
->shaders
[stage
].image_param
;
2089 shs
->bound_image_views
&= ~u_bit_consecutive(start_slot
, count
);
2091 for (unsigned i
= 0; i
< count
; i
++) {
2092 struct iris_image_view
*iv
= &shs
->image
[start_slot
+ i
];
2094 if (p_images
&& p_images
[i
].resource
) {
2095 const struct pipe_image_view
*img
= &p_images
[i
];
2096 struct iris_resource
*res
= (void *) img
->resource
;
2098 // XXX: these are not retained forever, use a separate uploader?
2100 alloc_surface_states(ice
->state
.surface_uploader
,
2101 &iv
->surface_state
, 1 << ISL_AUX_USAGE_NONE
);
2106 iv
->base
.resource
= NULL
;
2107 pipe_resource_reference(&iv
->base
.resource
, &res
->base
);
2109 shs
->bound_image_views
|= 1 << (start_slot
+ i
);
2111 res
->bind_history
|= PIPE_BIND_SHADER_IMAGE
;
2113 isl_surf_usage_flags_t usage
= ISL_SURF_USAGE_STORAGE_BIT
;
2114 enum isl_format isl_fmt
=
2115 iris_format_for_usage(devinfo
, img
->format
, usage
).fmt
;
2117 bool untyped_fallback
= false;
2119 if (img
->shader_access
& PIPE_IMAGE_ACCESS_READ
) {
2120 /* On Gen8, try to use typed surfaces reads (which support a
2121 * limited number of formats), and if not possible, fall back
2124 untyped_fallback
= GEN_GEN
== 8 &&
2125 !isl_has_matching_typed_storage_image_format(devinfo
, isl_fmt
);
2127 if (untyped_fallback
)
2128 isl_fmt
= ISL_FORMAT_RAW
;
2130 isl_fmt
= isl_lower_storage_image_format(devinfo
, isl_fmt
);
2133 if (res
->base
.target
!= PIPE_BUFFER
) {
2134 struct isl_view view
= {
2136 .base_level
= img
->u
.tex
.level
,
2138 .base_array_layer
= img
->u
.tex
.first_layer
,
2139 .array_len
= img
->u
.tex
.last_layer
- img
->u
.tex
.first_layer
+ 1,
2140 .swizzle
= ISL_SWIZZLE_IDENTITY
,
2144 if (untyped_fallback
) {
2145 fill_buffer_surface_state(&screen
->isl_dev
, res
, map
,
2146 isl_fmt
, ISL_SWIZZLE_IDENTITY
,
2149 /* Images don't support compression */
2150 unsigned aux_modes
= 1 << ISL_AUX_USAGE_NONE
;
2152 enum isl_aux_usage usage
= u_bit_scan(&aux_modes
);
2154 fill_surface_state(&screen
->isl_dev
, map
, res
, &view
, usage
);
2156 map
+= SURFACE_STATE_ALIGNMENT
;
2160 isl_surf_fill_image_param(&screen
->isl_dev
,
2161 &image_params
[start_slot
+ i
],
2164 util_range_add(&res
->valid_buffer_range
, img
->u
.buf
.offset
,
2165 img
->u
.buf
.offset
+ img
->u
.buf
.size
);
2167 fill_buffer_surface_state(&screen
->isl_dev
, res
, map
,
2168 isl_fmt
, ISL_SWIZZLE_IDENTITY
,
2169 img
->u
.buf
.offset
, img
->u
.buf
.size
);
2170 fill_buffer_image_param(&image_params
[start_slot
+ i
],
2171 img
->format
, img
->u
.buf
.size
);
2174 pipe_resource_reference(&iv
->base
.resource
, NULL
);
2175 pipe_resource_reference(&iv
->surface_state
.res
, NULL
);
2176 fill_default_image_param(&image_params
[start_slot
+ i
]);
2180 ice
->state
.dirty
|= IRIS_DIRTY_BINDINGS_VS
<< stage
;
2182 stage
== MESA_SHADER_COMPUTE
? IRIS_DIRTY_COMPUTE_RESOLVES_AND_FLUSHES
2183 : IRIS_DIRTY_RENDER_RESOLVES_AND_FLUSHES
;
2185 /* Broadwell also needs brw_image_params re-uploaded */
2187 ice
->state
.dirty
|= IRIS_DIRTY_CONSTANTS_VS
<< stage
;
2188 shs
->sysvals_need_upload
= true;
2194 * The pipe->set_sampler_views() driver hook.
2197 iris_set_sampler_views(struct pipe_context
*ctx
,
2198 enum pipe_shader_type p_stage
,
2199 unsigned start
, unsigned count
,
2200 struct pipe_sampler_view
**views
)
2202 struct iris_context
*ice
= (struct iris_context
*) ctx
;
2203 gl_shader_stage stage
= stage_from_pipe(p_stage
);
2204 struct iris_shader_state
*shs
= &ice
->state
.shaders
[stage
];
2206 shs
->bound_sampler_views
&= ~u_bit_consecutive(start
, count
);
2208 for (unsigned i
= 0; i
< count
; i
++) {
2209 struct pipe_sampler_view
*pview
= views
? views
[i
] : NULL
;
2210 pipe_sampler_view_reference((struct pipe_sampler_view
**)
2211 &shs
->textures
[start
+ i
], pview
);
2212 struct iris_sampler_view
*view
= (void *) pview
;
2214 view
->res
->bind_history
|= PIPE_BIND_SAMPLER_VIEW
;
2215 shs
->bound_sampler_views
|= 1 << (start
+ i
);
2219 ice
->state
.dirty
|= (IRIS_DIRTY_BINDINGS_VS
<< stage
);
2221 stage
== MESA_SHADER_COMPUTE
? IRIS_DIRTY_COMPUTE_RESOLVES_AND_FLUSHES
2222 : IRIS_DIRTY_RENDER_RESOLVES_AND_FLUSHES
;
2226 * The pipe->set_tess_state() driver hook.
2229 iris_set_tess_state(struct pipe_context
*ctx
,
2230 const float default_outer_level
[4],
2231 const float default_inner_level
[2])
2233 struct iris_context
*ice
= (struct iris_context
*) ctx
;
2234 struct iris_shader_state
*shs
= &ice
->state
.shaders
[MESA_SHADER_TESS_CTRL
];
2236 memcpy(&ice
->state
.default_outer_level
[0], &default_outer_level
[0], 4 * sizeof(float));
2237 memcpy(&ice
->state
.default_inner_level
[0], &default_inner_level
[0], 2 * sizeof(float));
2239 ice
->state
.dirty
|= IRIS_DIRTY_CONSTANTS_TCS
;
2240 shs
->sysvals_need_upload
= true;
2244 iris_surface_destroy(struct pipe_context
*ctx
, struct pipe_surface
*p_surf
)
2246 struct iris_surface
*surf
= (void *) p_surf
;
2247 pipe_resource_reference(&p_surf
->texture
, NULL
);
2248 pipe_resource_reference(&surf
->surface_state
.res
, NULL
);
2253 iris_set_clip_state(struct pipe_context
*ctx
,
2254 const struct pipe_clip_state
*state
)
2256 struct iris_context
*ice
= (struct iris_context
*) ctx
;
2257 struct iris_shader_state
*shs
= &ice
->state
.shaders
[MESA_SHADER_VERTEX
];
2259 memcpy(&ice
->state
.clip_planes
, state
, sizeof(*state
));
2261 ice
->state
.dirty
|= IRIS_DIRTY_CONSTANTS_VS
;
2262 shs
->sysvals_need_upload
= true;
2266 * The pipe->set_polygon_stipple() driver hook.
2269 iris_set_polygon_stipple(struct pipe_context
*ctx
,
2270 const struct pipe_poly_stipple
*state
)
2272 struct iris_context
*ice
= (struct iris_context
*) ctx
;
2273 memcpy(&ice
->state
.poly_stipple
, state
, sizeof(*state
));
2274 ice
->state
.dirty
|= IRIS_DIRTY_POLYGON_STIPPLE
;
2278 * The pipe->set_sample_mask() driver hook.
2281 iris_set_sample_mask(struct pipe_context
*ctx
, unsigned sample_mask
)
2283 struct iris_context
*ice
= (struct iris_context
*) ctx
;
2285 /* We only support 16x MSAA, so we have 16 bits of sample maks.
2286 * st/mesa may pass us 0xffffffff though, meaning "enable all samples".
2288 ice
->state
.sample_mask
= sample_mask
& 0xffff;
2289 ice
->state
.dirty
|= IRIS_DIRTY_SAMPLE_MASK
;
2293 * The pipe->set_scissor_states() driver hook.
2295 * This corresponds to our SCISSOR_RECT state structures. It's an
2296 * exact match, so we just store them, and memcpy them out later.
2299 iris_set_scissor_states(struct pipe_context
*ctx
,
2300 unsigned start_slot
,
2301 unsigned num_scissors
,
2302 const struct pipe_scissor_state
*rects
)
2304 struct iris_context
*ice
= (struct iris_context
*) ctx
;
2306 for (unsigned i
= 0; i
< num_scissors
; i
++) {
2307 if (rects
[i
].minx
== rects
[i
].maxx
|| rects
[i
].miny
== rects
[i
].maxy
) {
2308 /* If the scissor was out of bounds and got clamped to 0 width/height
2309 * at the bounds, the subtraction of 1 from maximums could produce a
2310 * negative number and thus not clip anything. Instead, just provide
2311 * a min > max scissor inside the bounds, which produces the expected
2314 ice
->state
.scissors
[start_slot
+ i
] = (struct pipe_scissor_state
) {
2315 .minx
= 1, .maxx
= 0, .miny
= 1, .maxy
= 0,
2318 ice
->state
.scissors
[start_slot
+ i
] = (struct pipe_scissor_state
) {
2319 .minx
= rects
[i
].minx
, .miny
= rects
[i
].miny
,
2320 .maxx
= rects
[i
].maxx
- 1, .maxy
= rects
[i
].maxy
- 1,
2325 ice
->state
.dirty
|= IRIS_DIRTY_SCISSOR_RECT
;
2329 * The pipe->set_stencil_ref() driver hook.
2331 * This is added to 3DSTATE_WM_DEPTH_STENCIL dynamically at draw time.
2334 iris_set_stencil_ref(struct pipe_context
*ctx
,
2335 const struct pipe_stencil_ref
*state
)
2337 struct iris_context
*ice
= (struct iris_context
*) ctx
;
2338 memcpy(&ice
->state
.stencil_ref
, state
, sizeof(*state
));
2340 ice
->state
.dirty
|= IRIS_DIRTY_COLOR_CALC_STATE
;
2342 ice
->state
.dirty
|= IRIS_DIRTY_WM_DEPTH_STENCIL
;
2346 viewport_extent(const struct pipe_viewport_state
*state
, int axis
, float sign
)
2348 return copysignf(state
->scale
[axis
], sign
) + state
->translate
[axis
];
2352 * The pipe->set_viewport_states() driver hook.
2354 * This corresponds to our SF_CLIP_VIEWPORT states. We can't calculate
2355 * the guardband yet, as we need the framebuffer dimensions, but we can
2356 * at least fill out the rest.
2359 iris_set_viewport_states(struct pipe_context
*ctx
,
2360 unsigned start_slot
,
2362 const struct pipe_viewport_state
*states
)
2364 struct iris_context
*ice
= (struct iris_context
*) ctx
;
2366 memcpy(&ice
->state
.viewports
[start_slot
], states
, sizeof(*states
) * count
);
2368 ice
->state
.dirty
|= IRIS_DIRTY_SF_CL_VIEWPORT
;
2370 if (ice
->state
.cso_rast
&& (!ice
->state
.cso_rast
->depth_clip_near
||
2371 !ice
->state
.cso_rast
->depth_clip_far
))
2372 ice
->state
.dirty
|= IRIS_DIRTY_CC_VIEWPORT
;
2376 * The pipe->set_framebuffer_state() driver hook.
2378 * Sets the current draw FBO, including color render targets, depth,
2379 * and stencil buffers.
2382 iris_set_framebuffer_state(struct pipe_context
*ctx
,
2383 const struct pipe_framebuffer_state
*state
)
2385 struct iris_context
*ice
= (struct iris_context
*) ctx
;
2386 struct iris_screen
*screen
= (struct iris_screen
*)ctx
->screen
;
2387 struct isl_device
*isl_dev
= &screen
->isl_dev
;
2388 struct pipe_framebuffer_state
*cso
= &ice
->state
.framebuffer
;
2389 struct iris_resource
*zres
;
2390 struct iris_resource
*stencil_res
;
2392 unsigned samples
= util_framebuffer_get_num_samples(state
);
2393 unsigned layers
= util_framebuffer_get_num_layers(state
);
2395 if (cso
->samples
!= samples
) {
2396 ice
->state
.dirty
|= IRIS_DIRTY_MULTISAMPLE
;
2399 if (cso
->nr_cbufs
!= state
->nr_cbufs
) {
2400 ice
->state
.dirty
|= IRIS_DIRTY_BLEND_STATE
;
2403 if ((cso
->layers
== 0) != (layers
== 0)) {
2404 ice
->state
.dirty
|= IRIS_DIRTY_CLIP
;
2407 if (cso
->width
!= state
->width
|| cso
->height
!= state
->height
) {
2408 ice
->state
.dirty
|= IRIS_DIRTY_SF_CL_VIEWPORT
;
2411 util_copy_framebuffer_state(cso
, state
);
2412 cso
->samples
= samples
;
2413 cso
->layers
= layers
;
2415 struct iris_depth_buffer_state
*cso_z
= &ice
->state
.genx
->depth_buffer
;
2417 struct isl_view view
= {
2420 .base_array_layer
= 0,
2422 .swizzle
= ISL_SWIZZLE_IDENTITY
,
2425 struct isl_depth_stencil_hiz_emit_info info
= { .view
= &view
};
2428 iris_get_depth_stencil_resources(cso
->zsbuf
->texture
, &zres
,
2431 view
.base_level
= cso
->zsbuf
->u
.tex
.level
;
2432 view
.base_array_layer
= cso
->zsbuf
->u
.tex
.first_layer
;
2434 cso
->zsbuf
->u
.tex
.last_layer
- cso
->zsbuf
->u
.tex
.first_layer
+ 1;
2437 view
.usage
|= ISL_SURF_USAGE_DEPTH_BIT
;
2439 info
.depth_surf
= &zres
->surf
;
2440 info
.depth_address
= zres
->bo
->gtt_offset
+ zres
->offset
;
2441 info
.mocs
= mocs(zres
->bo
);
2443 view
.format
= zres
->surf
.format
;
2445 if (iris_resource_level_has_hiz(zres
, view
.base_level
)) {
2446 info
.hiz_usage
= ISL_AUX_USAGE_HIZ
;
2447 info
.hiz_surf
= &zres
->aux
.surf
;
2448 info
.hiz_address
= zres
->aux
.bo
->gtt_offset
;
2453 view
.usage
|= ISL_SURF_USAGE_STENCIL_BIT
;
2454 info
.stencil_surf
= &stencil_res
->surf
;
2455 info
.stencil_address
= stencil_res
->bo
->gtt_offset
+ stencil_res
->offset
;
2457 view
.format
= stencil_res
->surf
.format
;
2458 info
.mocs
= mocs(stencil_res
->bo
);
2463 isl_emit_depth_stencil_hiz_s(isl_dev
, cso_z
->packets
, &info
);
2465 /* Make a null surface for unbound buffers */
2466 void *null_surf_map
=
2467 upload_state(ice
->state
.surface_uploader
, &ice
->state
.null_fb
,
2468 4 * GENX(RENDER_SURFACE_STATE_length
), 64);
2469 isl_null_fill_state(&screen
->isl_dev
, null_surf_map
,
2470 isl_extent3d(MAX2(cso
->width
, 1),
2471 MAX2(cso
->height
, 1),
2472 cso
->layers
? cso
->layers
: 1));
2473 ice
->state
.null_fb
.offset
+=
2474 iris_bo_offset_from_base_address(iris_resource_bo(ice
->state
.null_fb
.res
));
2476 ice
->state
.dirty
|= IRIS_DIRTY_DEPTH_BUFFER
;
2478 /* Render target change */
2479 ice
->state
.dirty
|= IRIS_DIRTY_BINDINGS_FS
;
2481 ice
->state
.dirty
|= IRIS_DIRTY_RENDER_RESOLVES_AND_FLUSHES
;
2483 ice
->state
.dirty
|= ice
->state
.dirty_for_nos
[IRIS_NOS_FRAMEBUFFER
];
2486 // XXX: we may want to flag IRIS_DIRTY_MULTISAMPLE (or SAMPLE_MASK?)
2487 // XXX: see commit 979fc1bc9bcc64027ff2cfafd285676f31b930a6
2489 /* The PIPE_CONTROL command description says:
2491 * "Whenever a Binding Table Index (BTI) used by a Render Target Message
2492 * points to a different RENDER_SURFACE_STATE, SW must issue a Render
2493 * Target Cache Flush by enabling this bit. When render target flush
2494 * is set due to new association of BTI, PS Scoreboard Stall bit must
2495 * be set in this packet."
2497 // XXX: does this need to happen at 3DSTATE_BTP_PS time?
2498 iris_emit_pipe_control_flush(&ice
->batches
[IRIS_BATCH_RENDER
],
2499 "workaround: RT BTI change [draw]",
2500 PIPE_CONTROL_RENDER_TARGET_FLUSH
|
2501 PIPE_CONTROL_STALL_AT_SCOREBOARD
);
2506 * The pipe->set_constant_buffer() driver hook.
2508 * This uploads any constant data in user buffers, and references
2509 * any UBO resources containing constant data.
2512 iris_set_constant_buffer(struct pipe_context
*ctx
,
2513 enum pipe_shader_type p_stage
, unsigned index
,
2514 const struct pipe_constant_buffer
*input
)
2516 struct iris_context
*ice
= (struct iris_context
*) ctx
;
2517 gl_shader_stage stage
= stage_from_pipe(p_stage
);
2518 struct iris_shader_state
*shs
= &ice
->state
.shaders
[stage
];
2519 struct pipe_shader_buffer
*cbuf
= &shs
->constbuf
[index
];
2521 if (input
&& input
->buffer_size
&& (input
->buffer
|| input
->user_buffer
)) {
2522 shs
->bound_cbufs
|= 1u << index
;
2524 if (input
->user_buffer
) {
2526 pipe_resource_reference(&cbuf
->buffer
, NULL
);
2527 u_upload_alloc(ice
->ctx
.const_uploader
, 0, input
->buffer_size
, 64,
2528 &cbuf
->buffer_offset
, &cbuf
->buffer
, (void **) &map
);
2530 if (!cbuf
->buffer
) {
2531 /* Allocation was unsuccessful - just unbind */
2532 iris_set_constant_buffer(ctx
, p_stage
, index
, NULL
);
2537 memcpy(map
, input
->user_buffer
, input
->buffer_size
);
2538 u_upload_unmap(ice
->ctx
.const_uploader
);
2540 } else if (input
->buffer
) {
2541 pipe_resource_reference(&cbuf
->buffer
, input
->buffer
);
2543 cbuf
->buffer_offset
= input
->buffer_offset
;
2545 MIN2(input
->buffer_size
,
2546 iris_resource_bo(cbuf
->buffer
)->size
- cbuf
->buffer_offset
);
2549 struct iris_resource
*res
= (void *) cbuf
->buffer
;
2550 res
->bind_history
|= PIPE_BIND_CONSTANT_BUFFER
;
2552 iris_upload_ubo_ssbo_surf_state(ice
, cbuf
,
2553 &shs
->constbuf_surf_state
[index
],
2556 shs
->bound_cbufs
&= ~(1u << index
);
2557 pipe_resource_reference(&cbuf
->buffer
, NULL
);
2558 pipe_resource_reference(&shs
->constbuf_surf_state
[index
].res
, NULL
);
2561 ice
->state
.dirty
|= IRIS_DIRTY_CONSTANTS_VS
<< stage
;
2562 // XXX: maybe not necessary all the time...?
2563 // XXX: we need 3DS_BTP to commit these changes, and if we fell back to
2564 // XXX: pull model we may need actual new bindings...
2565 ice
->state
.dirty
|= IRIS_DIRTY_BINDINGS_VS
<< stage
;
2569 upload_sysvals(struct iris_context
*ice
,
2570 gl_shader_stage stage
)
2572 UNUSED
struct iris_genx_state
*genx
= ice
->state
.genx
;
2573 struct iris_shader_state
*shs
= &ice
->state
.shaders
[stage
];
2575 struct iris_compiled_shader
*shader
= ice
->shaders
.prog
[stage
];
2576 if (!shader
|| shader
->num_system_values
== 0)
2579 assert(shader
->num_cbufs
> 0);
2581 unsigned sysval_cbuf_index
= shader
->num_cbufs
- 1;
2582 struct pipe_shader_buffer
*cbuf
= &shs
->constbuf
[sysval_cbuf_index
];
2583 unsigned upload_size
= shader
->num_system_values
* sizeof(uint32_t);
2584 uint32_t *map
= NULL
;
2586 assert(sysval_cbuf_index
< PIPE_MAX_CONSTANT_BUFFERS
);
2587 u_upload_alloc(ice
->ctx
.const_uploader
, 0, upload_size
, 64,
2588 &cbuf
->buffer_offset
, &cbuf
->buffer
, (void **) &map
);
2590 for (int i
= 0; i
< shader
->num_system_values
; i
++) {
2591 uint32_t sysval
= shader
->system_values
[i
];
2594 if (BRW_PARAM_DOMAIN(sysval
) == BRW_PARAM_DOMAIN_IMAGE
) {
2596 unsigned img
= BRW_PARAM_IMAGE_IDX(sysval
);
2597 unsigned offset
= BRW_PARAM_IMAGE_OFFSET(sysval
);
2598 struct brw_image_param
*param
=
2599 &genx
->shaders
[stage
].image_param
[img
];
2601 assert(offset
< sizeof(struct brw_image_param
));
2602 value
= ((uint32_t *) param
)[offset
];
2604 } else if (sysval
== BRW_PARAM_BUILTIN_ZERO
) {
2606 } else if (BRW_PARAM_BUILTIN_IS_CLIP_PLANE(sysval
)) {
2607 int plane
= BRW_PARAM_BUILTIN_CLIP_PLANE_IDX(sysval
);
2608 int comp
= BRW_PARAM_BUILTIN_CLIP_PLANE_COMP(sysval
);
2609 value
= fui(ice
->state
.clip_planes
.ucp
[plane
][comp
]);
2610 } else if (sysval
== BRW_PARAM_BUILTIN_PATCH_VERTICES_IN
) {
2611 if (stage
== MESA_SHADER_TESS_CTRL
) {
2612 value
= ice
->state
.vertices_per_patch
;
2614 assert(stage
== MESA_SHADER_TESS_EVAL
);
2615 const struct shader_info
*tcs_info
=
2616 iris_get_shader_info(ice
, MESA_SHADER_TESS_CTRL
);
2618 value
= tcs_info
->tess
.tcs_vertices_out
;
2620 value
= ice
->state
.vertices_per_patch
;
2622 } else if (sysval
>= BRW_PARAM_BUILTIN_TESS_LEVEL_OUTER_X
&&
2623 sysval
<= BRW_PARAM_BUILTIN_TESS_LEVEL_OUTER_W
) {
2624 unsigned i
= sysval
- BRW_PARAM_BUILTIN_TESS_LEVEL_OUTER_X
;
2625 value
= fui(ice
->state
.default_outer_level
[i
]);
2626 } else if (sysval
== BRW_PARAM_BUILTIN_TESS_LEVEL_INNER_X
) {
2627 value
= fui(ice
->state
.default_inner_level
[0]);
2628 } else if (sysval
== BRW_PARAM_BUILTIN_TESS_LEVEL_INNER_Y
) {
2629 value
= fui(ice
->state
.default_inner_level
[1]);
2631 assert(!"unhandled system value");
2637 cbuf
->buffer_size
= upload_size
;
2638 iris_upload_ubo_ssbo_surf_state(ice
, cbuf
,
2639 &shs
->constbuf_surf_state
[sysval_cbuf_index
], false);
2641 shs
->sysvals_need_upload
= false;
2645 * The pipe->set_shader_buffers() driver hook.
2647 * This binds SSBOs and ABOs. Unfortunately, we need to stream out
2648 * SURFACE_STATE here, as the buffer offset may change each time.
2651 iris_set_shader_buffers(struct pipe_context
*ctx
,
2652 enum pipe_shader_type p_stage
,
2653 unsigned start_slot
, unsigned count
,
2654 const struct pipe_shader_buffer
*buffers
,
2655 unsigned writable_bitmask
)
2657 struct iris_context
*ice
= (struct iris_context
*) ctx
;
2658 gl_shader_stage stage
= stage_from_pipe(p_stage
);
2659 struct iris_shader_state
*shs
= &ice
->state
.shaders
[stage
];
2661 unsigned modified_bits
= u_bit_consecutive(start_slot
, count
);
2663 shs
->bound_ssbos
&= ~modified_bits
;
2664 shs
->writable_ssbos
&= ~modified_bits
;
2665 shs
->writable_ssbos
|= writable_bitmask
<< start_slot
;
2667 for (unsigned i
= 0; i
< count
; i
++) {
2668 if (buffers
&& buffers
[i
].buffer
) {
2669 struct iris_resource
*res
= (void *) buffers
[i
].buffer
;
2670 struct pipe_shader_buffer
*ssbo
= &shs
->ssbo
[start_slot
+ i
];
2671 struct iris_state_ref
*surf_state
=
2672 &shs
->ssbo_surf_state
[start_slot
+ i
];
2673 pipe_resource_reference(&ssbo
->buffer
, &res
->base
);
2674 ssbo
->buffer_offset
= buffers
[i
].buffer_offset
;
2676 MIN2(buffers
[i
].buffer_size
, res
->bo
->size
- ssbo
->buffer_offset
);
2678 shs
->bound_ssbos
|= 1 << (start_slot
+ i
);
2680 iris_upload_ubo_ssbo_surf_state(ice
, ssbo
, surf_state
, true);
2682 res
->bind_history
|= PIPE_BIND_SHADER_BUFFER
;
2684 util_range_add(&res
->valid_buffer_range
, ssbo
->buffer_offset
,
2685 ssbo
->buffer_offset
+ ssbo
->buffer_size
);
2687 pipe_resource_reference(&shs
->ssbo
[start_slot
+ i
].buffer
, NULL
);
2688 pipe_resource_reference(&shs
->ssbo_surf_state
[start_slot
+ i
].res
,
2693 ice
->state
.dirty
|= IRIS_DIRTY_BINDINGS_VS
<< stage
;
2697 iris_delete_state(struct pipe_context
*ctx
, void *state
)
2703 * The pipe->set_vertex_buffers() driver hook.
2705 * This translates pipe_vertex_buffer to our 3DSTATE_VERTEX_BUFFERS packet.
2708 iris_set_vertex_buffers(struct pipe_context
*ctx
,
2709 unsigned start_slot
, unsigned count
,
2710 const struct pipe_vertex_buffer
*buffers
)
2712 struct iris_context
*ice
= (struct iris_context
*) ctx
;
2713 struct iris_genx_state
*genx
= ice
->state
.genx
;
2715 ice
->state
.bound_vertex_buffers
&= ~u_bit_consecutive64(start_slot
, count
);
2717 for (unsigned i
= 0; i
< count
; i
++) {
2718 const struct pipe_vertex_buffer
*buffer
= buffers
? &buffers
[i
] : NULL
;
2719 struct iris_vertex_buffer_state
*state
=
2720 &genx
->vertex_buffers
[start_slot
+ i
];
2723 pipe_resource_reference(&state
->resource
, NULL
);
2727 /* We may see user buffers that are NULL bindings. */
2728 assert(!(buffer
->is_user_buffer
&& buffer
->buffer
.user
!= NULL
));
2730 pipe_resource_reference(&state
->resource
, buffer
->buffer
.resource
);
2731 struct iris_resource
*res
= (void *) state
->resource
;
2734 ice
->state
.bound_vertex_buffers
|= 1ull << (start_slot
+ i
);
2735 res
->bind_history
|= PIPE_BIND_VERTEX_BUFFER
;
2738 iris_pack_state(GENX(VERTEX_BUFFER_STATE
), state
->state
, vb
) {
2739 vb
.VertexBufferIndex
= start_slot
+ i
;
2740 vb
.AddressModifyEnable
= true;
2741 vb
.BufferPitch
= buffer
->stride
;
2743 vb
.BufferSize
= res
->bo
->size
- (int) buffer
->buffer_offset
;
2744 vb
.BufferStartingAddress
=
2745 ro_bo(NULL
, res
->bo
->gtt_offset
+ (int) buffer
->buffer_offset
);
2746 vb
.MOCS
= mocs(res
->bo
);
2748 vb
.NullVertexBuffer
= true;
2753 ice
->state
.dirty
|= IRIS_DIRTY_VERTEX_BUFFERS
;
2757 * Gallium CSO for vertex elements.
2759 struct iris_vertex_element_state
{
2760 uint32_t vertex_elements
[1 + 33 * GENX(VERTEX_ELEMENT_STATE_length
)];
2761 uint32_t vf_instancing
[33 * GENX(3DSTATE_VF_INSTANCING_length
)];
2762 uint32_t edgeflag_ve
[GENX(VERTEX_ELEMENT_STATE_length
)];
2763 uint32_t edgeflag_vfi
[GENX(3DSTATE_VF_INSTANCING_length
)];
2768 * The pipe->create_vertex_elements() driver hook.
2770 * This translates pipe_vertex_element to our 3DSTATE_VERTEX_ELEMENTS
2771 * and 3DSTATE_VF_INSTANCING commands. The vertex_elements and vf_instancing
2772 * arrays are ready to be emitted at draw time if no EdgeFlag or SGVs are
2773 * needed. In these cases we will need information available at draw time.
2774 * We setup edgeflag_ve and edgeflag_vfi as alternatives last
2775 * 3DSTATE_VERTEX_ELEMENT and 3DSTATE_VF_INSTANCING that can be used at
2776 * draw time if we detect that EdgeFlag is needed by the Vertex Shader.
2779 iris_create_vertex_elements(struct pipe_context
*ctx
,
2781 const struct pipe_vertex_element
*state
)
2783 struct iris_screen
*screen
= (struct iris_screen
*)ctx
->screen
;
2784 const struct gen_device_info
*devinfo
= &screen
->devinfo
;
2785 struct iris_vertex_element_state
*cso
=
2786 malloc(sizeof(struct iris_vertex_element_state
));
2790 iris_pack_command(GENX(3DSTATE_VERTEX_ELEMENTS
), cso
->vertex_elements
, ve
) {
2792 1 + GENX(VERTEX_ELEMENT_STATE_length
) * MAX2(count
, 1) - 2;
2795 uint32_t *ve_pack_dest
= &cso
->vertex_elements
[1];
2796 uint32_t *vfi_pack_dest
= cso
->vf_instancing
;
2799 iris_pack_state(GENX(VERTEX_ELEMENT_STATE
), ve_pack_dest
, ve
) {
2801 ve
.SourceElementFormat
= ISL_FORMAT_R32G32B32A32_FLOAT
;
2802 ve
.Component0Control
= VFCOMP_STORE_0
;
2803 ve
.Component1Control
= VFCOMP_STORE_0
;
2804 ve
.Component2Control
= VFCOMP_STORE_0
;
2805 ve
.Component3Control
= VFCOMP_STORE_1_FP
;
2808 iris_pack_command(GENX(3DSTATE_VF_INSTANCING
), vfi_pack_dest
, vi
) {
2812 for (int i
= 0; i
< count
; i
++) {
2813 const struct iris_format_info fmt
=
2814 iris_format_for_usage(devinfo
, state
[i
].src_format
, 0);
2815 unsigned comp
[4] = { VFCOMP_STORE_SRC
, VFCOMP_STORE_SRC
,
2816 VFCOMP_STORE_SRC
, VFCOMP_STORE_SRC
};
2818 switch (isl_format_get_num_channels(fmt
.fmt
)) {
2819 case 0: comp
[0] = VFCOMP_STORE_0
; /* fallthrough */
2820 case 1: comp
[1] = VFCOMP_STORE_0
; /* fallthrough */
2821 case 2: comp
[2] = VFCOMP_STORE_0
; /* fallthrough */
2823 comp
[3] = isl_format_has_int_channel(fmt
.fmt
) ? VFCOMP_STORE_1_INT
2824 : VFCOMP_STORE_1_FP
;
2827 iris_pack_state(GENX(VERTEX_ELEMENT_STATE
), ve_pack_dest
, ve
) {
2828 ve
.EdgeFlagEnable
= false;
2829 ve
.VertexBufferIndex
= state
[i
].vertex_buffer_index
;
2831 ve
.SourceElementOffset
= state
[i
].src_offset
;
2832 ve
.SourceElementFormat
= fmt
.fmt
;
2833 ve
.Component0Control
= comp
[0];
2834 ve
.Component1Control
= comp
[1];
2835 ve
.Component2Control
= comp
[2];
2836 ve
.Component3Control
= comp
[3];
2839 iris_pack_command(GENX(3DSTATE_VF_INSTANCING
), vfi_pack_dest
, vi
) {
2840 vi
.VertexElementIndex
= i
;
2841 vi
.InstancingEnable
= state
[i
].instance_divisor
> 0;
2842 vi
.InstanceDataStepRate
= state
[i
].instance_divisor
;
2845 ve_pack_dest
+= GENX(VERTEX_ELEMENT_STATE_length
);
2846 vfi_pack_dest
+= GENX(3DSTATE_VF_INSTANCING_length
);
2849 /* An alternative version of the last VE and VFI is stored so it
2850 * can be used at draw time in case Vertex Shader uses EdgeFlag
2853 const unsigned edgeflag_index
= count
- 1;
2854 const struct iris_format_info fmt
=
2855 iris_format_for_usage(devinfo
, state
[edgeflag_index
].src_format
, 0);
2856 iris_pack_state(GENX(VERTEX_ELEMENT_STATE
), cso
->edgeflag_ve
, ve
) {
2857 ve
.EdgeFlagEnable
= true ;
2858 ve
.VertexBufferIndex
= state
[edgeflag_index
].vertex_buffer_index
;
2860 ve
.SourceElementOffset
= state
[edgeflag_index
].src_offset
;
2861 ve
.SourceElementFormat
= fmt
.fmt
;
2862 ve
.Component0Control
= VFCOMP_STORE_SRC
;
2863 ve
.Component1Control
= VFCOMP_STORE_0
;
2864 ve
.Component2Control
= VFCOMP_STORE_0
;
2865 ve
.Component3Control
= VFCOMP_STORE_0
;
2867 iris_pack_command(GENX(3DSTATE_VF_INSTANCING
), cso
->edgeflag_vfi
, vi
) {
2868 /* The vi.VertexElementIndex of the EdgeFlag Vertex Element is filled
2869 * at draw time, as it should change if SGVs are emitted.
2871 vi
.InstancingEnable
= state
[edgeflag_index
].instance_divisor
> 0;
2872 vi
.InstanceDataStepRate
= state
[edgeflag_index
].instance_divisor
;
2880 * The pipe->bind_vertex_elements_state() driver hook.
2883 iris_bind_vertex_elements_state(struct pipe_context
*ctx
, void *state
)
2885 struct iris_context
*ice
= (struct iris_context
*) ctx
;
2886 struct iris_vertex_element_state
*old_cso
= ice
->state
.cso_vertex_elements
;
2887 struct iris_vertex_element_state
*new_cso
= state
;
2889 /* 3DSTATE_VF_SGVs overrides the last VE, so if the count is changing,
2890 * we need to re-emit it to ensure we're overriding the right one.
2892 if (new_cso
&& cso_changed(count
))
2893 ice
->state
.dirty
|= IRIS_DIRTY_VF_SGVS
;
2895 ice
->state
.cso_vertex_elements
= state
;
2896 ice
->state
.dirty
|= IRIS_DIRTY_VERTEX_ELEMENTS
;
2900 * The pipe->create_stream_output_target() driver hook.
2902 * "Target" here refers to a destination buffer. We translate this into
2903 * a 3DSTATE_SO_BUFFER packet. We can handle most fields, but don't yet
2904 * know which buffer this represents, or whether we ought to zero the
2905 * write-offsets, or append. Those are handled in the set() hook.
2907 static struct pipe_stream_output_target
*
2908 iris_create_stream_output_target(struct pipe_context
*ctx
,
2909 struct pipe_resource
*p_res
,
2910 unsigned buffer_offset
,
2911 unsigned buffer_size
)
2913 struct iris_resource
*res
= (void *) p_res
;
2914 struct iris_stream_output_target
*cso
= calloc(1, sizeof(*cso
));
2918 res
->bind_history
|= PIPE_BIND_STREAM_OUTPUT
;
2920 pipe_reference_init(&cso
->base
.reference
, 1);
2921 pipe_resource_reference(&cso
->base
.buffer
, p_res
);
2922 cso
->base
.buffer_offset
= buffer_offset
;
2923 cso
->base
.buffer_size
= buffer_size
;
2924 cso
->base
.context
= ctx
;
2926 util_range_add(&res
->valid_buffer_range
, buffer_offset
,
2927 buffer_offset
+ buffer_size
);
2929 upload_state(ctx
->stream_uploader
, &cso
->offset
, sizeof(uint32_t), 4);
2935 iris_stream_output_target_destroy(struct pipe_context
*ctx
,
2936 struct pipe_stream_output_target
*state
)
2938 struct iris_stream_output_target
*cso
= (void *) state
;
2940 pipe_resource_reference(&cso
->base
.buffer
, NULL
);
2941 pipe_resource_reference(&cso
->offset
.res
, NULL
);
2947 * The pipe->set_stream_output_targets() driver hook.
2949 * At this point, we know which targets are bound to a particular index,
2950 * and also whether we want to append or start over. We can finish the
2951 * 3DSTATE_SO_BUFFER packets we started earlier.
2954 iris_set_stream_output_targets(struct pipe_context
*ctx
,
2955 unsigned num_targets
,
2956 struct pipe_stream_output_target
**targets
,
2957 const unsigned *offsets
)
2959 struct iris_context
*ice
= (struct iris_context
*) ctx
;
2960 struct iris_genx_state
*genx
= ice
->state
.genx
;
2961 uint32_t *so_buffers
= genx
->so_buffers
;
2963 const bool active
= num_targets
> 0;
2964 if (ice
->state
.streamout_active
!= active
) {
2965 ice
->state
.streamout_active
= active
;
2966 ice
->state
.dirty
|= IRIS_DIRTY_STREAMOUT
;
2968 /* We only emit 3DSTATE_SO_DECL_LIST when streamout is active, because
2969 * it's a non-pipelined command. If we're switching streamout on, we
2970 * may have missed emitting it earlier, so do so now. (We're already
2971 * taking a stall to update 3DSTATE_SO_BUFFERS anyway...)
2974 ice
->state
.dirty
|= IRIS_DIRTY_SO_DECL_LIST
;
2977 for (int i
= 0; i
< PIPE_MAX_SO_BUFFERS
; i
++) {
2978 struct iris_stream_output_target
*tgt
=
2979 (void *) ice
->state
.so_target
[i
];
2981 struct iris_resource
*res
= (void *) tgt
->base
.buffer
;
2983 flush
|= iris_flush_bits_for_history(res
);
2984 iris_dirty_for_history(ice
, res
);
2987 iris_emit_pipe_control_flush(&ice
->batches
[IRIS_BATCH_RENDER
],
2988 "make streamout results visible", flush
);
2992 for (int i
= 0; i
< 4; i
++) {
2993 pipe_so_target_reference(&ice
->state
.so_target
[i
],
2994 i
< num_targets
? targets
[i
] : NULL
);
2997 /* No need to update 3DSTATE_SO_BUFFER unless SOL is active. */
3001 for (unsigned i
= 0; i
< 4; i
++,
3002 so_buffers
+= GENX(3DSTATE_SO_BUFFER_length
)) {
3004 struct iris_stream_output_target
*tgt
= (void *) ice
->state
.so_target
[i
];
3005 unsigned offset
= offsets
[i
];
3008 iris_pack_command(GENX(3DSTATE_SO_BUFFER
), so_buffers
, sob
)
3009 sob
.SOBufferIndex
= i
;
3013 struct iris_resource
*res
= (void *) tgt
->base
.buffer
;
3015 /* Note that offsets[i] will either be 0, causing us to zero
3016 * the value in the buffer, or 0xFFFFFFFF, which happens to mean
3017 * "continue appending at the existing offset."
3019 assert(offset
== 0 || offset
== 0xFFFFFFFF);
3021 /* We might be called by Begin (offset = 0), Pause, then Resume
3022 * (offset = 0xFFFFFFFF) before ever drawing (where these commands
3023 * will actually be sent to the GPU). In this case, we don't want
3024 * to append - we still want to do our initial zeroing.
3029 iris_pack_command(GENX(3DSTATE_SO_BUFFER
), so_buffers
, sob
) {
3030 sob
.SurfaceBaseAddress
=
3031 rw_bo(NULL
, res
->bo
->gtt_offset
+ tgt
->base
.buffer_offset
);
3032 sob
.SOBufferEnable
= true;
3033 sob
.StreamOffsetWriteEnable
= true;
3034 sob
.StreamOutputBufferOffsetAddressEnable
= true;
3035 sob
.MOCS
= mocs(res
->bo
);
3037 sob
.SurfaceSize
= MAX2(tgt
->base
.buffer_size
/ 4, 1) - 1;
3039 sob
.SOBufferIndex
= i
;
3040 sob
.StreamOffset
= offset
;
3041 sob
.StreamOutputBufferOffsetAddress
=
3042 rw_bo(NULL
, iris_resource_bo(tgt
->offset
.res
)->gtt_offset
+
3043 tgt
->offset
.offset
);
3047 ice
->state
.dirty
|= IRIS_DIRTY_SO_BUFFERS
;
3051 * An iris-vtable helper for encoding the 3DSTATE_SO_DECL_LIST and
3052 * 3DSTATE_STREAMOUT packets.
3054 * 3DSTATE_SO_DECL_LIST is a list of shader outputs we want the streamout
3055 * hardware to record. We can create it entirely based on the shader, with
3056 * no dynamic state dependencies.
3058 * 3DSTATE_STREAMOUT is an annoying mix of shader-based information and
3059 * state-based settings. We capture the shader-related ones here, and merge
3060 * the rest in at draw time.
3063 iris_create_so_decl_list(const struct pipe_stream_output_info
*info
,
3064 const struct brw_vue_map
*vue_map
)
3066 struct GENX(SO_DECL
) so_decl
[MAX_VERTEX_STREAMS
][128];
3067 int buffer_mask
[MAX_VERTEX_STREAMS
] = {0, 0, 0, 0};
3068 int next_offset
[MAX_VERTEX_STREAMS
] = {0, 0, 0, 0};
3069 int decls
[MAX_VERTEX_STREAMS
] = {0, 0, 0, 0};
3071 STATIC_ASSERT(ARRAY_SIZE(so_decl
[0]) >= MAX_PROGRAM_OUTPUTS
);
3073 memset(so_decl
, 0, sizeof(so_decl
));
3075 /* Construct the list of SO_DECLs to be emitted. The formatting of the
3076 * command feels strange -- each dword pair contains a SO_DECL per stream.
3078 for (unsigned i
= 0; i
< info
->num_outputs
; i
++) {
3079 const struct pipe_stream_output
*output
= &info
->output
[i
];
3080 const int buffer
= output
->output_buffer
;
3081 const int varying
= output
->register_index
;
3082 const unsigned stream_id
= output
->stream
;
3083 assert(stream_id
< MAX_VERTEX_STREAMS
);
3085 buffer_mask
[stream_id
] |= 1 << buffer
;
3087 assert(vue_map
->varying_to_slot
[varying
] >= 0);
3089 /* Mesa doesn't store entries for gl_SkipComponents in the Outputs[]
3090 * array. Instead, it simply increments DstOffset for the following
3091 * input by the number of components that should be skipped.
3093 * Our hardware is unusual in that it requires us to program SO_DECLs
3094 * for fake "hole" components, rather than simply taking the offset
3095 * for each real varying. Each hole can have size 1, 2, 3, or 4; we
3096 * program as many size = 4 holes as we can, then a final hole to
3097 * accommodate the final 1, 2, or 3 remaining.
3099 int skip_components
= output
->dst_offset
- next_offset
[buffer
];
3101 while (skip_components
> 0) {
3102 so_decl
[stream_id
][decls
[stream_id
]++] = (struct GENX(SO_DECL
)) {
3104 .OutputBufferSlot
= output
->output_buffer
,
3105 .ComponentMask
= (1 << MIN2(skip_components
, 4)) - 1,
3107 skip_components
-= 4;
3110 next_offset
[buffer
] = output
->dst_offset
+ output
->num_components
;
3112 so_decl
[stream_id
][decls
[stream_id
]++] = (struct GENX(SO_DECL
)) {
3113 .OutputBufferSlot
= output
->output_buffer
,
3114 .RegisterIndex
= vue_map
->varying_to_slot
[varying
],
3116 ((1 << output
->num_components
) - 1) << output
->start_component
,
3119 if (decls
[stream_id
] > max_decls
)
3120 max_decls
= decls
[stream_id
];
3123 unsigned dwords
= GENX(3DSTATE_STREAMOUT_length
) + (3 + 2 * max_decls
);
3124 uint32_t *map
= ralloc_size(NULL
, sizeof(uint32_t) * dwords
);
3125 uint32_t *so_decl_map
= map
+ GENX(3DSTATE_STREAMOUT_length
);
3127 iris_pack_command(GENX(3DSTATE_STREAMOUT
), map
, sol
) {
3128 int urb_entry_read_offset
= 0;
3129 int urb_entry_read_length
= (vue_map
->num_slots
+ 1) / 2 -
3130 urb_entry_read_offset
;
3132 /* We always read the whole vertex. This could be reduced at some
3133 * point by reading less and offsetting the register index in the
3136 sol
.Stream0VertexReadOffset
= urb_entry_read_offset
;
3137 sol
.Stream0VertexReadLength
= urb_entry_read_length
- 1;
3138 sol
.Stream1VertexReadOffset
= urb_entry_read_offset
;
3139 sol
.Stream1VertexReadLength
= urb_entry_read_length
- 1;
3140 sol
.Stream2VertexReadOffset
= urb_entry_read_offset
;
3141 sol
.Stream2VertexReadLength
= urb_entry_read_length
- 1;
3142 sol
.Stream3VertexReadOffset
= urb_entry_read_offset
;
3143 sol
.Stream3VertexReadLength
= urb_entry_read_length
- 1;
3145 /* Set buffer pitches; 0 means unbound. */
3146 sol
.Buffer0SurfacePitch
= 4 * info
->stride
[0];
3147 sol
.Buffer1SurfacePitch
= 4 * info
->stride
[1];
3148 sol
.Buffer2SurfacePitch
= 4 * info
->stride
[2];
3149 sol
.Buffer3SurfacePitch
= 4 * info
->stride
[3];
3152 iris_pack_command(GENX(3DSTATE_SO_DECL_LIST
), so_decl_map
, list
) {
3153 list
.DWordLength
= 3 + 2 * max_decls
- 2;
3154 list
.StreamtoBufferSelects0
= buffer_mask
[0];
3155 list
.StreamtoBufferSelects1
= buffer_mask
[1];
3156 list
.StreamtoBufferSelects2
= buffer_mask
[2];
3157 list
.StreamtoBufferSelects3
= buffer_mask
[3];
3158 list
.NumEntries0
= decls
[0];
3159 list
.NumEntries1
= decls
[1];
3160 list
.NumEntries2
= decls
[2];
3161 list
.NumEntries3
= decls
[3];
3164 for (int i
= 0; i
< max_decls
; i
++) {
3165 iris_pack_state(GENX(SO_DECL_ENTRY
), so_decl_map
+ 3 + i
* 2, entry
) {
3166 entry
.Stream0Decl
= so_decl
[0][i
];
3167 entry
.Stream1Decl
= so_decl
[1][i
];
3168 entry
.Stream2Decl
= so_decl
[2][i
];
3169 entry
.Stream3Decl
= so_decl
[3][i
];
3177 iris_compute_sbe_urb_read_interval(uint64_t fs_input_slots
,
3178 const struct brw_vue_map
*last_vue_map
,
3179 bool two_sided_color
,
3180 unsigned *out_offset
,
3181 unsigned *out_length
)
3183 /* The compiler computes the first URB slot without considering COL/BFC
3184 * swizzling (because it doesn't know whether it's enabled), so we need
3185 * to do that here too. This may result in a smaller offset, which
3188 const unsigned first_slot
=
3189 brw_compute_first_urb_slot_required(fs_input_slots
, last_vue_map
);
3191 /* This becomes the URB read offset (counted in pairs of slots). */
3192 assert(first_slot
% 2 == 0);
3193 *out_offset
= first_slot
/ 2;
3195 /* We need to adjust the inputs read to account for front/back color
3196 * swizzling, as it can make the URB length longer.
3198 for (int c
= 0; c
<= 1; c
++) {
3199 if (fs_input_slots
& (VARYING_BIT_COL0
<< c
)) {
3200 /* If two sided color is enabled, the fragment shader's gl_Color
3201 * (COL0) input comes from either the gl_FrontColor (COL0) or
3202 * gl_BackColor (BFC0) input varyings. Mark BFC as used, too.
3204 if (two_sided_color
)
3205 fs_input_slots
|= (VARYING_BIT_BFC0
<< c
);
3207 /* If front color isn't written, we opt to give them back color
3208 * instead of an undefined value. Switch from COL to BFC.
3210 if (last_vue_map
->varying_to_slot
[VARYING_SLOT_COL0
+ c
] == -1) {
3211 fs_input_slots
&= ~(VARYING_BIT_COL0
<< c
);
3212 fs_input_slots
|= (VARYING_BIT_BFC0
<< c
);
3217 /* Compute the minimum URB Read Length necessary for the FS inputs.
3219 * From the Sandy Bridge PRM, Volume 2, Part 1, documentation for
3220 * 3DSTATE_SF DWord 1 bits 15:11, "Vertex URB Entry Read Length":
3222 * "This field should be set to the minimum length required to read the
3223 * maximum source attribute. The maximum source attribute is indicated
3224 * by the maximum value of the enabled Attribute # Source Attribute if
3225 * Attribute Swizzle Enable is set, Number of Output Attributes-1 if
3226 * enable is not set.
3227 * read_length = ceiling((max_source_attr + 1) / 2)
3229 * [errata] Corruption/Hang possible if length programmed larger than
3232 * Similar text exists for Ivy Bridge.
3234 * We find the last URB slot that's actually read by the FS.
3236 unsigned last_read_slot
= last_vue_map
->num_slots
- 1;
3237 while (last_read_slot
> first_slot
&& !(fs_input_slots
&
3238 (1ull << last_vue_map
->slot_to_varying
[last_read_slot
])))
3241 /* The URB read length is the difference of the two, counted in pairs. */
3242 *out_length
= DIV_ROUND_UP(last_read_slot
- first_slot
+ 1, 2);
3246 iris_emit_sbe_swiz(struct iris_batch
*batch
,
3247 const struct iris_context
*ice
,
3248 unsigned urb_read_offset
,
3249 unsigned sprite_coord_enables
)
3251 struct GENX(SF_OUTPUT_ATTRIBUTE_DETAIL
) attr_overrides
[16] = {};
3252 const struct brw_wm_prog_data
*wm_prog_data
= (void *)
3253 ice
->shaders
.prog
[MESA_SHADER_FRAGMENT
]->prog_data
;
3254 const struct brw_vue_map
*vue_map
= ice
->shaders
.last_vue_map
;
3255 const struct iris_rasterizer_state
*cso_rast
= ice
->state
.cso_rast
;
3257 /* XXX: this should be generated when putting programs in place */
3259 for (int fs_attr
= 0; fs_attr
< VARYING_SLOT_MAX
; fs_attr
++) {
3260 const int input_index
= wm_prog_data
->urb_setup
[fs_attr
];
3261 if (input_index
< 0 || input_index
>= 16)
3264 struct GENX(SF_OUTPUT_ATTRIBUTE_DETAIL
) *attr
=
3265 &attr_overrides
[input_index
];
3266 int slot
= vue_map
->varying_to_slot
[fs_attr
];
3268 /* Viewport and Layer are stored in the VUE header. We need to override
3269 * them to zero if earlier stages didn't write them, as GL requires that
3270 * they read back as zero when not explicitly set.
3273 case VARYING_SLOT_VIEWPORT
:
3274 case VARYING_SLOT_LAYER
:
3275 attr
->ComponentOverrideX
= true;
3276 attr
->ComponentOverrideW
= true;
3277 attr
->ConstantSource
= CONST_0000
;
3279 if (!(vue_map
->slots_valid
& VARYING_BIT_LAYER
))
3280 attr
->ComponentOverrideY
= true;
3281 if (!(vue_map
->slots_valid
& VARYING_BIT_VIEWPORT
))
3282 attr
->ComponentOverrideZ
= true;
3285 case VARYING_SLOT_PRIMITIVE_ID
:
3286 /* Override if the previous shader stage didn't write gl_PrimitiveID. */
3288 attr
->ComponentOverrideX
= true;
3289 attr
->ComponentOverrideY
= true;
3290 attr
->ComponentOverrideZ
= true;
3291 attr
->ComponentOverrideW
= true;
3292 attr
->ConstantSource
= PRIM_ID
;
3300 if (sprite_coord_enables
& (1 << input_index
))
3303 /* If there was only a back color written but not front, use back
3304 * as the color instead of undefined.
3306 if (slot
== -1 && fs_attr
== VARYING_SLOT_COL0
)
3307 slot
= vue_map
->varying_to_slot
[VARYING_SLOT_BFC0
];
3308 if (slot
== -1 && fs_attr
== VARYING_SLOT_COL1
)
3309 slot
= vue_map
->varying_to_slot
[VARYING_SLOT_BFC1
];
3311 /* Not written by the previous stage - undefined. */
3313 attr
->ComponentOverrideX
= true;
3314 attr
->ComponentOverrideY
= true;
3315 attr
->ComponentOverrideZ
= true;
3316 attr
->ComponentOverrideW
= true;
3317 attr
->ConstantSource
= CONST_0001_FLOAT
;
3321 /* Compute the location of the attribute relative to the read offset,
3322 * which is counted in 256-bit increments (two 128-bit VUE slots).
3324 const int source_attr
= slot
- 2 * urb_read_offset
;
3325 assert(source_attr
>= 0 && source_attr
<= 32);
3326 attr
->SourceAttribute
= source_attr
;
3328 /* If we are doing two-sided color, and the VUE slot following this one
3329 * represents a back-facing color, then we need to instruct the SF unit
3330 * to do back-facing swizzling.
3332 if (cso_rast
->light_twoside
&&
3333 ((vue_map
->slot_to_varying
[slot
] == VARYING_SLOT_COL0
&&
3334 vue_map
->slot_to_varying
[slot
+1] == VARYING_SLOT_BFC0
) ||
3335 (vue_map
->slot_to_varying
[slot
] == VARYING_SLOT_COL1
&&
3336 vue_map
->slot_to_varying
[slot
+1] == VARYING_SLOT_BFC1
)))
3337 attr
->SwizzleSelect
= INPUTATTR_FACING
;
3340 iris_emit_cmd(batch
, GENX(3DSTATE_SBE_SWIZ
), sbes
) {
3341 for (int i
= 0; i
< 16; i
++)
3342 sbes
.Attribute
[i
] = attr_overrides
[i
];
3347 iris_calculate_point_sprite_overrides(const struct brw_wm_prog_data
*prog_data
,
3348 const struct iris_rasterizer_state
*cso
)
3350 unsigned overrides
= 0;
3352 if (prog_data
->urb_setup
[VARYING_SLOT_PNTC
] != -1)
3353 overrides
|= 1 << prog_data
->urb_setup
[VARYING_SLOT_PNTC
];
3355 for (int i
= 0; i
< 8; i
++) {
3356 if ((cso
->sprite_coord_enable
& (1 << i
)) &&
3357 prog_data
->urb_setup
[VARYING_SLOT_TEX0
+ i
] != -1)
3358 overrides
|= 1 << prog_data
->urb_setup
[VARYING_SLOT_TEX0
+ i
];
3365 iris_emit_sbe(struct iris_batch
*batch
, const struct iris_context
*ice
)
3367 const struct iris_rasterizer_state
*cso_rast
= ice
->state
.cso_rast
;
3368 const struct brw_wm_prog_data
*wm_prog_data
= (void *)
3369 ice
->shaders
.prog
[MESA_SHADER_FRAGMENT
]->prog_data
;
3370 const struct shader_info
*fs_info
=
3371 iris_get_shader_info(ice
, MESA_SHADER_FRAGMENT
);
3373 unsigned urb_read_offset
, urb_read_length
;
3374 iris_compute_sbe_urb_read_interval(fs_info
->inputs_read
,
3375 ice
->shaders
.last_vue_map
,
3376 cso_rast
->light_twoside
,
3377 &urb_read_offset
, &urb_read_length
);
3379 unsigned sprite_coord_overrides
=
3380 iris_calculate_point_sprite_overrides(wm_prog_data
, cso_rast
);
3382 iris_emit_cmd(batch
, GENX(3DSTATE_SBE
), sbe
) {
3383 sbe
.AttributeSwizzleEnable
= true;
3384 sbe
.NumberofSFOutputAttributes
= wm_prog_data
->num_varying_inputs
;
3385 sbe
.PointSpriteTextureCoordinateOrigin
= cso_rast
->sprite_coord_mode
;
3386 sbe
.VertexURBEntryReadOffset
= urb_read_offset
;
3387 sbe
.VertexURBEntryReadLength
= urb_read_length
;
3388 sbe
.ForceVertexURBEntryReadOffset
= true;
3389 sbe
.ForceVertexURBEntryReadLength
= true;
3390 sbe
.ConstantInterpolationEnable
= wm_prog_data
->flat_inputs
;
3391 sbe
.PointSpriteTextureCoordinateEnable
= sprite_coord_overrides
;
3393 for (int i
= 0; i
< 32; i
++) {
3394 sbe
.AttributeActiveComponentFormat
[i
] = ACTIVE_COMPONENT_XYZW
;
3399 iris_emit_sbe_swiz(batch
, ice
, urb_read_offset
, sprite_coord_overrides
);
3402 /* ------------------------------------------------------------------- */
3405 * Populate VS program key fields based on the current state.
3408 iris_populate_vs_key(const struct iris_context
*ice
,
3409 const struct shader_info
*info
,
3410 struct brw_vs_prog_key
*key
)
3412 const struct iris_rasterizer_state
*cso_rast
= ice
->state
.cso_rast
;
3414 if (info
->clip_distance_array_size
== 0 &&
3415 (info
->outputs_written
& (VARYING_BIT_POS
| VARYING_BIT_CLIP_VERTEX
)))
3416 key
->nr_userclip_plane_consts
= cso_rast
->num_clip_plane_consts
;
3420 * Populate TCS program key fields based on the current state.
3423 iris_populate_tcs_key(const struct iris_context
*ice
,
3424 struct brw_tcs_prog_key
*key
)
3429 * Populate TES program key fields based on the current state.
3432 iris_populate_tes_key(const struct iris_context
*ice
,
3433 struct brw_tes_prog_key
*key
)
3438 * Populate GS program key fields based on the current state.
3441 iris_populate_gs_key(const struct iris_context
*ice
,
3442 struct brw_gs_prog_key
*key
)
3447 * Populate FS program key fields based on the current state.
3450 iris_populate_fs_key(const struct iris_context
*ice
,
3451 struct brw_wm_prog_key
*key
)
3453 struct iris_screen
*screen
= (void *) ice
->ctx
.screen
;
3454 const struct pipe_framebuffer_state
*fb
= &ice
->state
.framebuffer
;
3455 const struct iris_depth_stencil_alpha_state
*zsa
= ice
->state
.cso_zsa
;
3456 const struct iris_rasterizer_state
*rast
= ice
->state
.cso_rast
;
3457 const struct iris_blend_state
*blend
= ice
->state
.cso_blend
;
3459 key
->nr_color_regions
= fb
->nr_cbufs
;
3461 key
->clamp_fragment_color
= rast
->clamp_fragment_color
;
3463 key
->alpha_to_coverage
= blend
->alpha_to_coverage
;
3465 key
->alpha_test_replicate_alpha
= fb
->nr_cbufs
> 1 && zsa
->alpha
.enabled
;
3467 /* XXX: only bother if COL0/1 are read */
3468 key
->flat_shade
= rast
->flatshade
;
3470 key
->persample_interp
= rast
->force_persample_interp
;
3471 key
->multisample_fbo
= rast
->multisample
&& fb
->samples
> 1;
3473 key
->coherent_fb_fetch
= true;
3475 key
->force_dual_color_blend
=
3476 screen
->driconf
.dual_color_blend_by_location
&&
3477 (blend
->blend_enables
& 1) && blend
->dual_color_blending
;
3479 /* TODO: support key->force_dual_color_blend for Unigine */
3480 /* TODO: Respect glHint for key->high_quality_derivatives */
3484 iris_populate_cs_key(const struct iris_context
*ice
,
3485 struct brw_cs_prog_key
*key
)
3490 KSP(const struct iris_compiled_shader
*shader
)
3492 struct iris_resource
*res
= (void *) shader
->assembly
.res
;
3493 return iris_bo_offset_from_base_address(res
->bo
) + shader
->assembly
.offset
;
3496 /* Gen11 workaround table #2056 WABTPPrefetchDisable suggests to disable
3497 * prefetching of binding tables in A0 and B0 steppings. XXX: Revisit
3498 * this WA on C0 stepping.
3500 * TODO: Fill out SamplerCount for prefetching?
3503 #define INIT_THREAD_DISPATCH_FIELDS(pkt, prefix, stage) \
3504 pkt.KernelStartPointer = KSP(shader); \
3505 pkt.BindingTableEntryCount = GEN_GEN == 11 ? 0 : \
3506 shader->bt.size_bytes / 4; \
3507 pkt.FloatingPointMode = prog_data->use_alt_mode; \
3509 pkt.DispatchGRFStartRegisterForURBData = \
3510 prog_data->dispatch_grf_start_reg; \
3511 pkt.prefix##URBEntryReadLength = vue_prog_data->urb_read_length; \
3512 pkt.prefix##URBEntryReadOffset = 0; \
3514 pkt.StatisticsEnable = true; \
3515 pkt.Enable = true; \
3517 if (prog_data->total_scratch) { \
3518 struct iris_bo *bo = \
3519 iris_get_scratch_space(ice, prog_data->total_scratch, stage); \
3520 uint32_t scratch_addr = bo->gtt_offset; \
3521 pkt.PerThreadScratchSpace = ffs(prog_data->total_scratch) - 11; \
3522 pkt.ScratchSpaceBasePointer = rw_bo(NULL, scratch_addr); \
3526 * Encode most of 3DSTATE_VS based on the compiled shader.
3529 iris_store_vs_state(struct iris_context
*ice
,
3530 const struct gen_device_info
*devinfo
,
3531 struct iris_compiled_shader
*shader
)
3533 struct brw_stage_prog_data
*prog_data
= shader
->prog_data
;
3534 struct brw_vue_prog_data
*vue_prog_data
= (void *) prog_data
;
3536 iris_pack_command(GENX(3DSTATE_VS
), shader
->derived_data
, vs
) {
3537 INIT_THREAD_DISPATCH_FIELDS(vs
, Vertex
, MESA_SHADER_VERTEX
);
3538 vs
.MaximumNumberofThreads
= devinfo
->max_vs_threads
- 1;
3539 vs
.SIMD8DispatchEnable
= true;
3540 vs
.UserClipDistanceCullTestEnableBitmask
=
3541 vue_prog_data
->cull_distance_mask
;
3546 * Encode most of 3DSTATE_HS based on the compiled shader.
3549 iris_store_tcs_state(struct iris_context
*ice
,
3550 const struct gen_device_info
*devinfo
,
3551 struct iris_compiled_shader
*shader
)
3553 struct brw_stage_prog_data
*prog_data
= shader
->prog_data
;
3554 struct brw_vue_prog_data
*vue_prog_data
= (void *) prog_data
;
3555 struct brw_tcs_prog_data
*tcs_prog_data
= (void *) prog_data
;
3557 iris_pack_command(GENX(3DSTATE_HS
), shader
->derived_data
, hs
) {
3558 INIT_THREAD_DISPATCH_FIELDS(hs
, Vertex
, MESA_SHADER_TESS_CTRL
);
3560 hs
.InstanceCount
= tcs_prog_data
->instances
- 1;
3561 hs
.MaximumNumberofThreads
= devinfo
->max_tcs_threads
- 1;
3562 hs
.IncludeVertexHandles
= true;
3565 hs
.DispatchMode
= vue_prog_data
->dispatch_mode
;
3566 hs
.IncludePrimitiveID
= tcs_prog_data
->include_primitive_id
;
3572 * Encode 3DSTATE_TE and most of 3DSTATE_DS based on the compiled shader.
3575 iris_store_tes_state(struct iris_context
*ice
,
3576 const struct gen_device_info
*devinfo
,
3577 struct iris_compiled_shader
*shader
)
3579 struct brw_stage_prog_data
*prog_data
= shader
->prog_data
;
3580 struct brw_vue_prog_data
*vue_prog_data
= (void *) prog_data
;
3581 struct brw_tes_prog_data
*tes_prog_data
= (void *) prog_data
;
3583 uint32_t *te_state
= (void *) shader
->derived_data
;
3584 uint32_t *ds_state
= te_state
+ GENX(3DSTATE_TE_length
);
3586 iris_pack_command(GENX(3DSTATE_TE
), te_state
, te
) {
3587 te
.Partitioning
= tes_prog_data
->partitioning
;
3588 te
.OutputTopology
= tes_prog_data
->output_topology
;
3589 te
.TEDomain
= tes_prog_data
->domain
;
3591 te
.MaximumTessellationFactorOdd
= 63.0;
3592 te
.MaximumTessellationFactorNotOdd
= 64.0;
3595 iris_pack_command(GENX(3DSTATE_DS
), ds_state
, ds
) {
3596 INIT_THREAD_DISPATCH_FIELDS(ds
, Patch
, MESA_SHADER_TESS_EVAL
);
3598 ds
.DispatchMode
= DISPATCH_MODE_SIMD8_SINGLE_PATCH
;
3599 ds
.MaximumNumberofThreads
= devinfo
->max_tes_threads
- 1;
3600 ds
.ComputeWCoordinateEnable
=
3601 tes_prog_data
->domain
== BRW_TESS_DOMAIN_TRI
;
3603 ds
.UserClipDistanceCullTestEnableBitmask
=
3604 vue_prog_data
->cull_distance_mask
;
3610 * Encode most of 3DSTATE_GS based on the compiled shader.
3613 iris_store_gs_state(struct iris_context
*ice
,
3614 const struct gen_device_info
*devinfo
,
3615 struct iris_compiled_shader
*shader
)
3617 struct brw_stage_prog_data
*prog_data
= shader
->prog_data
;
3618 struct brw_vue_prog_data
*vue_prog_data
= (void *) prog_data
;
3619 struct brw_gs_prog_data
*gs_prog_data
= (void *) prog_data
;
3621 iris_pack_command(GENX(3DSTATE_GS
), shader
->derived_data
, gs
) {
3622 INIT_THREAD_DISPATCH_FIELDS(gs
, Vertex
, MESA_SHADER_GEOMETRY
);
3624 gs
.OutputVertexSize
= gs_prog_data
->output_vertex_size_hwords
* 2 - 1;
3625 gs
.OutputTopology
= gs_prog_data
->output_topology
;
3626 gs
.ControlDataHeaderSize
=
3627 gs_prog_data
->control_data_header_size_hwords
;
3628 gs
.InstanceControl
= gs_prog_data
->invocations
- 1;
3629 gs
.DispatchMode
= DISPATCH_MODE_SIMD8
;
3630 gs
.IncludePrimitiveID
= gs_prog_data
->include_primitive_id
;
3631 gs
.ControlDataFormat
= gs_prog_data
->control_data_format
;
3632 gs
.ReorderMode
= TRAILING
;
3633 gs
.ExpectedVertexCount
= gs_prog_data
->vertices_in
;
3634 gs
.MaximumNumberofThreads
=
3635 GEN_GEN
== 8 ? (devinfo
->max_gs_threads
/ 2 - 1)
3636 : (devinfo
->max_gs_threads
- 1);
3638 if (gs_prog_data
->static_vertex_count
!= -1) {
3639 gs
.StaticOutput
= true;
3640 gs
.StaticOutputVertexCount
= gs_prog_data
->static_vertex_count
;
3642 gs
.IncludeVertexHandles
= vue_prog_data
->include_vue_handles
;
3644 gs
.UserClipDistanceCullTestEnableBitmask
=
3645 vue_prog_data
->cull_distance_mask
;
3647 const int urb_entry_write_offset
= 1;
3648 const uint32_t urb_entry_output_length
=
3649 DIV_ROUND_UP(vue_prog_data
->vue_map
.num_slots
, 2) -
3650 urb_entry_write_offset
;
3652 gs
.VertexURBEntryOutputReadOffset
= urb_entry_write_offset
;
3653 gs
.VertexURBEntryOutputLength
= MAX2(urb_entry_output_length
, 1);
3658 * Encode most of 3DSTATE_PS and 3DSTATE_PS_EXTRA based on the shader.
3661 iris_store_fs_state(struct iris_context
*ice
,
3662 const struct gen_device_info
*devinfo
,
3663 struct iris_compiled_shader
*shader
)
3665 struct brw_stage_prog_data
*prog_data
= shader
->prog_data
;
3666 struct brw_wm_prog_data
*wm_prog_data
= (void *) shader
->prog_data
;
3668 uint32_t *ps_state
= (void *) shader
->derived_data
;
3669 uint32_t *psx_state
= ps_state
+ GENX(3DSTATE_PS_length
);
3671 iris_pack_command(GENX(3DSTATE_PS
), ps_state
, ps
) {
3672 ps
.VectorMaskEnable
= true;
3673 // XXX: WABTPPrefetchDisable, see above, drop at C0
3674 ps
.BindingTableEntryCount
= GEN_GEN
== 11 ? 0 :
3675 shader
->bt
.size_bytes
/ 4;
3676 ps
.FloatingPointMode
= prog_data
->use_alt_mode
;
3677 ps
.MaximumNumberofThreadsPerPSD
= 64 - (GEN_GEN
== 8 ? 2 : 1);
3679 ps
.PushConstantEnable
= prog_data
->ubo_ranges
[0].length
> 0;
3681 /* From the documentation for this packet:
3682 * "If the PS kernel does not need the Position XY Offsets to
3683 * compute a Position Value, then this field should be programmed
3684 * to POSOFFSET_NONE."
3686 * "SW Recommendation: If the PS kernel needs the Position Offsets
3687 * to compute a Position XY value, this field should match Position
3688 * ZW Interpolation Mode to ensure a consistent position.xyzw
3691 * We only require XY sample offsets. So, this recommendation doesn't
3692 * look useful at the moment. We might need this in future.
3694 ps
.PositionXYOffsetSelect
=
3695 wm_prog_data
->uses_pos_offset
? POSOFFSET_SAMPLE
: POSOFFSET_NONE
;
3696 ps
._8PixelDispatchEnable
= wm_prog_data
->dispatch_8
;
3697 ps
._16PixelDispatchEnable
= wm_prog_data
->dispatch_16
;
3698 ps
._32PixelDispatchEnable
= wm_prog_data
->dispatch_32
;
3700 // XXX: Disable SIMD32 with 16x MSAA
3702 ps
.DispatchGRFStartRegisterForConstantSetupData0
=
3703 brw_wm_prog_data_dispatch_grf_start_reg(wm_prog_data
, ps
, 0);
3704 ps
.DispatchGRFStartRegisterForConstantSetupData1
=
3705 brw_wm_prog_data_dispatch_grf_start_reg(wm_prog_data
, ps
, 1);
3706 ps
.DispatchGRFStartRegisterForConstantSetupData2
=
3707 brw_wm_prog_data_dispatch_grf_start_reg(wm_prog_data
, ps
, 2);
3709 ps
.KernelStartPointer0
=
3710 KSP(shader
) + brw_wm_prog_data_prog_offset(wm_prog_data
, ps
, 0);
3711 ps
.KernelStartPointer1
=
3712 KSP(shader
) + brw_wm_prog_data_prog_offset(wm_prog_data
, ps
, 1);
3713 ps
.KernelStartPointer2
=
3714 KSP(shader
) + brw_wm_prog_data_prog_offset(wm_prog_data
, ps
, 2);
3716 if (prog_data
->total_scratch
) {
3717 struct iris_bo
*bo
=
3718 iris_get_scratch_space(ice
, prog_data
->total_scratch
,
3719 MESA_SHADER_FRAGMENT
);
3720 uint32_t scratch_addr
= bo
->gtt_offset
;
3721 ps
.PerThreadScratchSpace
= ffs(prog_data
->total_scratch
) - 11;
3722 ps
.ScratchSpaceBasePointer
= rw_bo(NULL
, scratch_addr
);
3726 iris_pack_command(GENX(3DSTATE_PS_EXTRA
), psx_state
, psx
) {
3727 psx
.PixelShaderValid
= true;
3728 psx
.PixelShaderComputedDepthMode
= wm_prog_data
->computed_depth_mode
;
3729 psx
.PixelShaderKillsPixel
= wm_prog_data
->uses_kill
;
3730 psx
.AttributeEnable
= wm_prog_data
->num_varying_inputs
!= 0;
3731 psx
.PixelShaderUsesSourceDepth
= wm_prog_data
->uses_src_depth
;
3732 psx
.PixelShaderUsesSourceW
= wm_prog_data
->uses_src_w
;
3733 psx
.PixelShaderIsPerSample
= wm_prog_data
->persample_dispatch
;
3734 psx
.oMaskPresenttoRenderTarget
= wm_prog_data
->uses_omask
;
3737 psx
.PixelShaderPullsBary
= wm_prog_data
->pulls_bary
;
3738 psx
.PixelShaderComputesStencil
= wm_prog_data
->computed_stencil
;
3740 psx
.PixelShaderUsesInputCoverageMask
= wm_prog_data
->uses_sample_mask
;
3747 * Compute the size of the derived data (shader command packets).
3749 * This must match the data written by the iris_store_xs_state() functions.
3752 iris_store_cs_state(struct iris_context
*ice
,
3753 const struct gen_device_info
*devinfo
,
3754 struct iris_compiled_shader
*shader
)
3756 struct brw_stage_prog_data
*prog_data
= shader
->prog_data
;
3757 struct brw_cs_prog_data
*cs_prog_data
= (void *) shader
->prog_data
;
3758 void *map
= shader
->derived_data
;
3760 iris_pack_state(GENX(INTERFACE_DESCRIPTOR_DATA
), map
, desc
) {
3761 desc
.KernelStartPointer
= KSP(shader
);
3762 desc
.ConstantURBEntryReadLength
= cs_prog_data
->push
.per_thread
.regs
;
3763 desc
.NumberofThreadsinGPGPUThreadGroup
= cs_prog_data
->threads
;
3764 desc
.SharedLocalMemorySize
=
3765 encode_slm_size(GEN_GEN
, prog_data
->total_shared
);
3766 desc
.BarrierEnable
= cs_prog_data
->uses_barrier
;
3767 desc
.CrossThreadConstantDataReadLength
=
3768 cs_prog_data
->push
.cross_thread
.regs
;
3773 iris_derived_program_state_size(enum iris_program_cache_id cache_id
)
3775 assert(cache_id
<= IRIS_CACHE_BLORP
);
3777 static const unsigned dwords
[] = {
3778 [IRIS_CACHE_VS
] = GENX(3DSTATE_VS_length
),
3779 [IRIS_CACHE_TCS
] = GENX(3DSTATE_HS_length
),
3780 [IRIS_CACHE_TES
] = GENX(3DSTATE_TE_length
) + GENX(3DSTATE_DS_length
),
3781 [IRIS_CACHE_GS
] = GENX(3DSTATE_GS_length
),
3783 GENX(3DSTATE_PS_length
) + GENX(3DSTATE_PS_EXTRA_length
),
3784 [IRIS_CACHE_CS
] = GENX(INTERFACE_DESCRIPTOR_DATA_length
),
3785 [IRIS_CACHE_BLORP
] = 0,
3788 return sizeof(uint32_t) * dwords
[cache_id
];
3792 * Create any state packets corresponding to the given shader stage
3793 * (i.e. 3DSTATE_VS) and save them as "derived data" in the shader variant.
3794 * This means that we can look up a program in the in-memory cache and
3795 * get most of the state packet without having to reconstruct it.
3798 iris_store_derived_program_state(struct iris_context
*ice
,
3799 enum iris_program_cache_id cache_id
,
3800 struct iris_compiled_shader
*shader
)
3802 struct iris_screen
*screen
= (void *) ice
->ctx
.screen
;
3803 const struct gen_device_info
*devinfo
= &screen
->devinfo
;
3807 iris_store_vs_state(ice
, devinfo
, shader
);
3809 case IRIS_CACHE_TCS
:
3810 iris_store_tcs_state(ice
, devinfo
, shader
);
3812 case IRIS_CACHE_TES
:
3813 iris_store_tes_state(ice
, devinfo
, shader
);
3816 iris_store_gs_state(ice
, devinfo
, shader
);
3819 iris_store_fs_state(ice
, devinfo
, shader
);
3822 iris_store_cs_state(ice
, devinfo
, shader
);
3823 case IRIS_CACHE_BLORP
:
3830 /* ------------------------------------------------------------------- */
3832 static const uint32_t push_constant_opcodes
[] = {
3833 [MESA_SHADER_VERTEX
] = 21,
3834 [MESA_SHADER_TESS_CTRL
] = 25, /* HS */
3835 [MESA_SHADER_TESS_EVAL
] = 26, /* DS */
3836 [MESA_SHADER_GEOMETRY
] = 22,
3837 [MESA_SHADER_FRAGMENT
] = 23,
3838 [MESA_SHADER_COMPUTE
] = 0,
3842 use_null_surface(struct iris_batch
*batch
, struct iris_context
*ice
)
3844 struct iris_bo
*state_bo
= iris_resource_bo(ice
->state
.unbound_tex
.res
);
3846 iris_use_pinned_bo(batch
, state_bo
, false);
3848 return ice
->state
.unbound_tex
.offset
;
3852 use_null_fb_surface(struct iris_batch
*batch
, struct iris_context
*ice
)
3854 /* If set_framebuffer_state() was never called, fall back to 1x1x1 */
3855 if (!ice
->state
.null_fb
.res
)
3856 return use_null_surface(batch
, ice
);
3858 struct iris_bo
*state_bo
= iris_resource_bo(ice
->state
.null_fb
.res
);
3860 iris_use_pinned_bo(batch
, state_bo
, false);
3862 return ice
->state
.null_fb
.offset
;
3866 surf_state_offset_for_aux(struct iris_resource
*res
,
3868 enum isl_aux_usage aux_usage
)
3870 return SURFACE_STATE_ALIGNMENT
*
3871 util_bitcount(res
->aux
.possible_usages
& ((1 << aux_usage
) - 1));
3875 surf_state_update_clear_value(struct iris_batch
*batch
,
3876 struct iris_resource
*res
,
3877 struct iris_state_ref
*state
,
3879 enum isl_aux_usage aux_usage
)
3881 struct isl_device
*isl_dev
= &batch
->screen
->isl_dev
;
3882 struct iris_bo
*state_bo
= iris_resource_bo(state
->res
);
3883 uint64_t real_offset
= state
->offset
+
3884 IRIS_MEMZONE_BINDER_START
;
3885 uint32_t offset_into_bo
= real_offset
- state_bo
->gtt_offset
;
3886 uint32_t clear_offset
= offset_into_bo
+
3887 isl_dev
->ss
.clear_value_offset
+
3888 surf_state_offset_for_aux(res
, aux_modes
, aux_usage
);
3890 batch
->vtbl
->copy_mem_mem(batch
, state_bo
, clear_offset
,
3891 res
->aux
.clear_color_bo
,
3892 res
->aux
.clear_color_offset
,
3893 isl_dev
->ss
.clear_value_size
);
3897 update_clear_value(struct iris_context
*ice
,
3898 struct iris_batch
*batch
,
3899 struct iris_resource
*res
,
3900 struct iris_state_ref
*state
,
3902 struct isl_view
*view
)
3904 struct iris_screen
*screen
= batch
->screen
;
3905 const struct gen_device_info
*devinfo
= &screen
->devinfo
;
3907 /* We only need to update the clear color in the surface state for gen8 and
3908 * gen9. Newer gens can read it directly from the clear color state buffer.
3910 if (devinfo
->gen
> 9)
3913 if (devinfo
->gen
== 9) {
3914 /* Skip updating the ISL_AUX_USAGE_NONE surface state */
3915 aux_modes
&= ~(1 << ISL_AUX_USAGE_NONE
);
3918 enum isl_aux_usage aux_usage
= u_bit_scan(&aux_modes
);
3920 surf_state_update_clear_value(batch
, res
, state
, aux_modes
,
3923 } else if (devinfo
->gen
== 8) {
3924 pipe_resource_reference(&state
->res
, NULL
);
3925 void *map
= alloc_surface_states(ice
->state
.surface_uploader
,
3926 state
, res
->aux
.possible_usages
);
3928 enum isl_aux_usage aux_usage
= u_bit_scan(&aux_modes
);
3929 fill_surface_state(&screen
->isl_dev
, map
, res
, view
, aux_usage
);
3930 map
+= SURFACE_STATE_ALIGNMENT
;
3936 * Add a surface to the validation list, as well as the buffer containing
3937 * the corresponding SURFACE_STATE.
3939 * Returns the binding table entry (offset to SURFACE_STATE).
3942 use_surface(struct iris_context
*ice
,
3943 struct iris_batch
*batch
,
3944 struct pipe_surface
*p_surf
,
3946 enum isl_aux_usage aux_usage
)
3948 struct iris_surface
*surf
= (void *) p_surf
;
3949 struct iris_resource
*res
= (void *) p_surf
->texture
;
3951 iris_use_pinned_bo(batch
, iris_resource_bo(p_surf
->texture
), writeable
);
3952 iris_use_pinned_bo(batch
, iris_resource_bo(surf
->surface_state
.res
), false);
3955 iris_use_pinned_bo(batch
, res
->aux
.bo
, writeable
);
3956 if (res
->aux
.clear_color_bo
)
3957 iris_use_pinned_bo(batch
, res
->aux
.clear_color_bo
, false);
3959 if (memcmp(&res
->aux
.clear_color
, &surf
->clear_color
,
3960 sizeof(surf
->clear_color
)) != 0) {
3961 update_clear_value(ice
, batch
, res
, &surf
->surface_state
,
3962 res
->aux
.possible_usages
, &surf
->view
);
3963 surf
->clear_color
= res
->aux
.clear_color
;
3967 return surf
->surface_state
.offset
+
3968 surf_state_offset_for_aux(res
, res
->aux
.possible_usages
, aux_usage
);
3972 use_sampler_view(struct iris_context
*ice
,
3973 struct iris_batch
*batch
,
3974 struct iris_sampler_view
*isv
)
3977 enum isl_aux_usage aux_usage
=
3978 iris_resource_texture_aux_usage(ice
, isv
->res
, isv
->view
.format
, 0);
3980 iris_use_pinned_bo(batch
, isv
->res
->bo
, false);
3981 iris_use_pinned_bo(batch
, iris_resource_bo(isv
->surface_state
.res
), false);
3983 if (isv
->res
->aux
.bo
) {
3984 iris_use_pinned_bo(batch
, isv
->res
->aux
.bo
, false);
3985 if (isv
->res
->aux
.clear_color_bo
)
3986 iris_use_pinned_bo(batch
, isv
->res
->aux
.clear_color_bo
, false);
3987 if (memcmp(&isv
->res
->aux
.clear_color
, &isv
->clear_color
,
3988 sizeof(isv
->clear_color
)) != 0) {
3989 update_clear_value(ice
, batch
, isv
->res
, &isv
->surface_state
,
3990 isv
->res
->aux
.sampler_usages
, &isv
->view
);
3991 isv
->clear_color
= isv
->res
->aux
.clear_color
;
3995 return isv
->surface_state
.offset
+
3996 surf_state_offset_for_aux(isv
->res
, isv
->res
->aux
.sampler_usages
,
4001 use_ubo_ssbo(struct iris_batch
*batch
,
4002 struct iris_context
*ice
,
4003 struct pipe_shader_buffer
*buf
,
4004 struct iris_state_ref
*surf_state
,
4008 return use_null_surface(batch
, ice
);
4010 iris_use_pinned_bo(batch
, iris_resource_bo(buf
->buffer
), writable
);
4011 iris_use_pinned_bo(batch
, iris_resource_bo(surf_state
->res
), false);
4013 return surf_state
->offset
;
4017 use_image(struct iris_batch
*batch
, struct iris_context
*ice
,
4018 struct iris_shader_state
*shs
, int i
)
4020 struct iris_image_view
*iv
= &shs
->image
[i
];
4021 struct iris_resource
*res
= (void *) iv
->base
.resource
;
4024 return use_null_surface(batch
, ice
);
4026 bool write
= iv
->base
.shader_access
& PIPE_IMAGE_ACCESS_WRITE
;
4028 iris_use_pinned_bo(batch
, res
->bo
, write
);
4029 iris_use_pinned_bo(batch
, iris_resource_bo(iv
->surface_state
.res
), false);
4032 iris_use_pinned_bo(batch
, res
->aux
.bo
, write
);
4034 return iv
->surface_state
.offset
;
4037 #define push_bt_entry(addr) \
4038 assert(addr >= binder_addr); \
4039 assert(s < shader->bt.size_bytes / sizeof(uint32_t)); \
4040 if (!pin_only) bt_map[s++] = (addr) - binder_addr;
4042 #define bt_assert(section) \
4043 if (!pin_only && shader->bt.used_mask[section] != 0) \
4044 assert(shader->bt.offsets[section] == s);
4047 * Populate the binding table for a given shader stage.
4049 * This fills out the table of pointers to surfaces required by the shader,
4050 * and also adds those buffers to the validation list so the kernel can make
4051 * resident before running our batch.
4054 iris_populate_binding_table(struct iris_context
*ice
,
4055 struct iris_batch
*batch
,
4056 gl_shader_stage stage
,
4059 const struct iris_binder
*binder
= &ice
->state
.binder
;
4060 struct iris_uncompiled_shader
*ish
= ice
->shaders
.uncompiled
[stage
];
4061 struct iris_compiled_shader
*shader
= ice
->shaders
.prog
[stage
];
4065 struct iris_binding_table
*bt
= &shader
->bt
;
4066 UNUSED
struct brw_stage_prog_data
*prog_data
= shader
->prog_data
;
4067 struct iris_shader_state
*shs
= &ice
->state
.shaders
[stage
];
4068 uint32_t binder_addr
= binder
->bo
->gtt_offset
;
4070 //struct brw_stage_prog_data *prog_data = (void *) shader->prog_data;
4071 uint32_t *bt_map
= binder
->map
+ binder
->bt_offset
[stage
];
4074 const struct shader_info
*info
= iris_get_shader_info(ice
, stage
);
4076 /* TCS passthrough doesn't need a binding table. */
4077 assert(stage
== MESA_SHADER_TESS_CTRL
);
4081 if (stage
== MESA_SHADER_COMPUTE
&&
4082 shader
->bt
.used_mask
[IRIS_SURFACE_GROUP_CS_WORK_GROUPS
]) {
4083 /* surface for gl_NumWorkGroups */
4084 struct iris_state_ref
*grid_data
= &ice
->state
.grid_size
;
4085 struct iris_state_ref
*grid_state
= &ice
->state
.grid_surf_state
;
4086 iris_use_pinned_bo(batch
, iris_resource_bo(grid_data
->res
), false);
4087 iris_use_pinned_bo(batch
, iris_resource_bo(grid_state
->res
), false);
4088 push_bt_entry(grid_state
->offset
);
4091 if (stage
== MESA_SHADER_FRAGMENT
) {
4092 struct pipe_framebuffer_state
*cso_fb
= &ice
->state
.framebuffer
;
4093 /* Note that cso_fb->nr_cbufs == fs_key->nr_color_regions. */
4094 if (cso_fb
->nr_cbufs
) {
4095 for (unsigned i
= 0; i
< cso_fb
->nr_cbufs
; i
++) {
4097 if (cso_fb
->cbufs
[i
]) {
4098 addr
= use_surface(ice
, batch
, cso_fb
->cbufs
[i
], true,
4099 ice
->state
.draw_aux_usage
[i
]);
4101 addr
= use_null_fb_surface(batch
, ice
);
4103 push_bt_entry(addr
);
4106 uint32_t addr
= use_null_fb_surface(batch
, ice
);
4107 push_bt_entry(addr
);
4111 #define foreach_surface_used(index, group) \
4113 for (int index = 0; index < bt->sizes[group]; index++) \
4114 if (iris_group_index_to_bti(bt, group, index) != \
4115 IRIS_SURFACE_NOT_USED)
4117 foreach_surface_used(i
, IRIS_SURFACE_GROUP_TEXTURE
) {
4118 struct iris_sampler_view
*view
= shs
->textures
[i
];
4119 uint32_t addr
= view
? use_sampler_view(ice
, batch
, view
)
4120 : use_null_surface(batch
, ice
);
4121 push_bt_entry(addr
);
4124 foreach_surface_used(i
, IRIS_SURFACE_GROUP_IMAGE
) {
4125 uint32_t addr
= use_image(batch
, ice
, shs
, i
);
4126 push_bt_entry(addr
);
4129 foreach_surface_used(i
, IRIS_SURFACE_GROUP_UBO
) {
4132 if (i
== bt
->sizes
[IRIS_SURFACE_GROUP_UBO
] - 1) {
4133 if (ish
->const_data
) {
4134 iris_use_pinned_bo(batch
, iris_resource_bo(ish
->const_data
), false);
4135 iris_use_pinned_bo(batch
, iris_resource_bo(ish
->const_data_state
.res
),
4137 addr
= ish
->const_data_state
.offset
;
4139 /* This can only happen with INTEL_DISABLE_COMPACT_BINDING_TABLE=1. */
4140 addr
= use_null_surface(batch
, ice
);
4143 addr
= use_ubo_ssbo(batch
, ice
, &shs
->constbuf
[i
],
4144 &shs
->constbuf_surf_state
[i
], false);
4147 push_bt_entry(addr
);
4150 foreach_surface_used(i
, IRIS_SURFACE_GROUP_SSBO
) {
4152 use_ubo_ssbo(batch
, ice
, &shs
->ssbo
[i
], &shs
->ssbo_surf_state
[i
],
4153 shs
->writable_ssbos
& (1u << i
));
4154 push_bt_entry(addr
);
4158 /* XXX: YUV surfaces not implemented yet */
4159 bt_assert(plane_start
[1], ...);
4160 bt_assert(plane_start
[2], ...);
4165 iris_use_optional_res(struct iris_batch
*batch
,
4166 struct pipe_resource
*res
,
4170 struct iris_bo
*bo
= iris_resource_bo(res
);
4171 iris_use_pinned_bo(batch
, bo
, writeable
);
4176 pin_depth_and_stencil_buffers(struct iris_batch
*batch
,
4177 struct pipe_surface
*zsbuf
,
4178 struct iris_depth_stencil_alpha_state
*cso_zsa
)
4183 struct iris_resource
*zres
, *sres
;
4184 iris_get_depth_stencil_resources(zsbuf
->texture
, &zres
, &sres
);
4187 iris_use_pinned_bo(batch
, zres
->bo
, cso_zsa
->depth_writes_enabled
);
4189 iris_use_pinned_bo(batch
, zres
->aux
.bo
,
4190 cso_zsa
->depth_writes_enabled
);
4195 iris_use_pinned_bo(batch
, sres
->bo
, cso_zsa
->stencil_writes_enabled
);
4199 /* ------------------------------------------------------------------- */
4202 * Pin any BOs which were installed by a previous batch, and restored
4203 * via the hardware logical context mechanism.
4205 * We don't need to re-emit all state every batch - the hardware context
4206 * mechanism will save and restore it for us. This includes pointers to
4207 * various BOs...which won't exist unless we ask the kernel to pin them
4208 * by adding them to the validation list.
4210 * We can skip buffers if we've re-emitted those packets, as we're
4211 * overwriting those stale pointers with new ones, and don't actually
4212 * refer to the old BOs.
4215 iris_restore_render_saved_bos(struct iris_context
*ice
,
4216 struct iris_batch
*batch
,
4217 const struct pipe_draw_info
*draw
)
4219 struct iris_genx_state
*genx
= ice
->state
.genx
;
4221 const uint64_t clean
= ~ice
->state
.dirty
;
4223 if (clean
& IRIS_DIRTY_CC_VIEWPORT
) {
4224 iris_use_optional_res(batch
, ice
->state
.last_res
.cc_vp
, false);
4227 if (clean
& IRIS_DIRTY_SF_CL_VIEWPORT
) {
4228 iris_use_optional_res(batch
, ice
->state
.last_res
.sf_cl_vp
, false);
4231 if (clean
& IRIS_DIRTY_BLEND_STATE
) {
4232 iris_use_optional_res(batch
, ice
->state
.last_res
.blend
, false);
4235 if (clean
& IRIS_DIRTY_COLOR_CALC_STATE
) {
4236 iris_use_optional_res(batch
, ice
->state
.last_res
.color_calc
, false);
4239 if (clean
& IRIS_DIRTY_SCISSOR_RECT
) {
4240 iris_use_optional_res(batch
, ice
->state
.last_res
.scissor
, false);
4243 if (ice
->state
.streamout_active
&& (clean
& IRIS_DIRTY_SO_BUFFERS
)) {
4244 for (int i
= 0; i
< 4; i
++) {
4245 struct iris_stream_output_target
*tgt
=
4246 (void *) ice
->state
.so_target
[i
];
4248 iris_use_pinned_bo(batch
, iris_resource_bo(tgt
->base
.buffer
),
4250 iris_use_pinned_bo(batch
, iris_resource_bo(tgt
->offset
.res
),
4256 for (int stage
= 0; stage
<= MESA_SHADER_FRAGMENT
; stage
++) {
4257 if (!(clean
& (IRIS_DIRTY_CONSTANTS_VS
<< stage
)))
4260 struct iris_shader_state
*shs
= &ice
->state
.shaders
[stage
];
4261 struct iris_compiled_shader
*shader
= ice
->shaders
.prog
[stage
];
4266 struct brw_stage_prog_data
*prog_data
= (void *) shader
->prog_data
;
4268 for (int i
= 0; i
< 4; i
++) {
4269 const struct brw_ubo_range
*range
= &prog_data
->ubo_ranges
[i
];
4271 if (range
->length
== 0)
4274 /* Range block is a binding table index, map back to UBO index. */
4275 unsigned block_index
= iris_bti_to_group_index(
4276 &shader
->bt
, IRIS_SURFACE_GROUP_UBO
, range
->block
);
4277 assert(block_index
!= IRIS_SURFACE_NOT_USED
);
4279 struct pipe_shader_buffer
*cbuf
= &shs
->constbuf
[block_index
];
4280 struct iris_resource
*res
= (void *) cbuf
->buffer
;
4283 iris_use_pinned_bo(batch
, res
->bo
, false);
4285 iris_use_pinned_bo(batch
, batch
->screen
->workaround_bo
, false);
4289 for (int stage
= 0; stage
<= MESA_SHADER_FRAGMENT
; stage
++) {
4290 if (clean
& (IRIS_DIRTY_BINDINGS_VS
<< stage
)) {
4291 /* Re-pin any buffers referred to by the binding table. */
4292 iris_populate_binding_table(ice
, batch
, stage
, true);
4296 for (int stage
= 0; stage
<= MESA_SHADER_FRAGMENT
; stage
++) {
4297 struct iris_shader_state
*shs
= &ice
->state
.shaders
[stage
];
4298 struct pipe_resource
*res
= shs
->sampler_table
.res
;
4300 iris_use_pinned_bo(batch
, iris_resource_bo(res
), false);
4303 for (int stage
= 0; stage
<= MESA_SHADER_FRAGMENT
; stage
++) {
4304 if (clean
& (IRIS_DIRTY_VS
<< stage
)) {
4305 struct iris_compiled_shader
*shader
= ice
->shaders
.prog
[stage
];
4308 struct iris_bo
*bo
= iris_resource_bo(shader
->assembly
.res
);
4309 iris_use_pinned_bo(batch
, bo
, false);
4311 struct brw_stage_prog_data
*prog_data
= shader
->prog_data
;
4313 if (prog_data
->total_scratch
> 0) {
4314 struct iris_bo
*bo
=
4315 iris_get_scratch_space(ice
, prog_data
->total_scratch
, stage
);
4316 iris_use_pinned_bo(batch
, bo
, true);
4322 if ((clean
& IRIS_DIRTY_DEPTH_BUFFER
) &&
4323 (clean
& IRIS_DIRTY_WM_DEPTH_STENCIL
)) {
4324 struct pipe_framebuffer_state
*cso_fb
= &ice
->state
.framebuffer
;
4325 pin_depth_and_stencil_buffers(batch
, cso_fb
->zsbuf
, ice
->state
.cso_zsa
);
4328 if (draw
->index_size
== 0 && ice
->state
.last_res
.index_buffer
) {
4329 /* This draw didn't emit a new index buffer, so we are inheriting the
4330 * older index buffer. This draw didn't need it, but future ones may.
4332 struct iris_bo
*bo
= iris_resource_bo(ice
->state
.last_res
.index_buffer
);
4333 iris_use_pinned_bo(batch
, bo
, false);
4336 if (clean
& IRIS_DIRTY_VERTEX_BUFFERS
) {
4337 uint64_t bound
= ice
->state
.bound_vertex_buffers
;
4339 const int i
= u_bit_scan64(&bound
);
4340 struct pipe_resource
*res
= genx
->vertex_buffers
[i
].resource
;
4341 iris_use_pinned_bo(batch
, iris_resource_bo(res
), false);
4347 iris_restore_compute_saved_bos(struct iris_context
*ice
,
4348 struct iris_batch
*batch
,
4349 const struct pipe_grid_info
*grid
)
4351 const uint64_t clean
= ~ice
->state
.dirty
;
4353 const int stage
= MESA_SHADER_COMPUTE
;
4354 struct iris_shader_state
*shs
= &ice
->state
.shaders
[stage
];
4356 if (clean
& IRIS_DIRTY_BINDINGS_CS
) {
4357 /* Re-pin any buffers referred to by the binding table. */
4358 iris_populate_binding_table(ice
, batch
, stage
, true);
4361 struct pipe_resource
*sampler_res
= shs
->sampler_table
.res
;
4363 iris_use_pinned_bo(batch
, iris_resource_bo(sampler_res
), false);
4365 if (clean
& IRIS_DIRTY_CS
) {
4366 struct iris_compiled_shader
*shader
= ice
->shaders
.prog
[stage
];
4369 struct iris_bo
*bo
= iris_resource_bo(shader
->assembly
.res
);
4370 iris_use_pinned_bo(batch
, bo
, false);
4372 struct brw_stage_prog_data
*prog_data
= shader
->prog_data
;
4374 if (prog_data
->total_scratch
> 0) {
4375 struct iris_bo
*bo
=
4376 iris_get_scratch_space(ice
, prog_data
->total_scratch
, stage
);
4377 iris_use_pinned_bo(batch
, bo
, true);
4384 * Possibly emit STATE_BASE_ADDRESS to update Surface State Base Address.
4387 iris_update_surface_base_address(struct iris_batch
*batch
,
4388 struct iris_binder
*binder
)
4390 if (batch
->last_surface_base_address
== binder
->bo
->gtt_offset
)
4393 flush_for_state_base_change(batch
);
4395 iris_emit_cmd(batch
, GENX(STATE_BASE_ADDRESS
), sba
) {
4396 sba
.SurfaceStateMOCS
= MOCS_WB
;
4397 sba
.SurfaceStateBaseAddressModifyEnable
= true;
4398 sba
.SurfaceStateBaseAddress
= ro_bo(binder
->bo
, 0);
4401 batch
->last_surface_base_address
= binder
->bo
->gtt_offset
;
4405 iris_upload_dirty_render_state(struct iris_context
*ice
,
4406 struct iris_batch
*batch
,
4407 const struct pipe_draw_info
*draw
)
4409 const uint64_t dirty
= ice
->state
.dirty
;
4411 if (!(dirty
& IRIS_ALL_DIRTY_FOR_RENDER
))
4414 struct iris_genx_state
*genx
= ice
->state
.genx
;
4415 struct iris_binder
*binder
= &ice
->state
.binder
;
4416 struct brw_wm_prog_data
*wm_prog_data
= (void *)
4417 ice
->shaders
.prog
[MESA_SHADER_FRAGMENT
]->prog_data
;
4419 if (dirty
& IRIS_DIRTY_CC_VIEWPORT
) {
4420 const struct iris_rasterizer_state
*cso_rast
= ice
->state
.cso_rast
;
4421 uint32_t cc_vp_address
;
4423 /* XXX: could avoid streaming for depth_clip [0,1] case. */
4424 uint32_t *cc_vp_map
=
4425 stream_state(batch
, ice
->state
.dynamic_uploader
,
4426 &ice
->state
.last_res
.cc_vp
,
4427 4 * ice
->state
.num_viewports
*
4428 GENX(CC_VIEWPORT_length
), 32, &cc_vp_address
);
4429 for (int i
= 0; i
< ice
->state
.num_viewports
; i
++) {
4431 util_viewport_zmin_zmax(&ice
->state
.viewports
[i
],
4432 cso_rast
->clip_halfz
, &zmin
, &zmax
);
4433 if (cso_rast
->depth_clip_near
)
4435 if (cso_rast
->depth_clip_far
)
4438 iris_pack_state(GENX(CC_VIEWPORT
), cc_vp_map
, ccv
) {
4439 ccv
.MinimumDepth
= zmin
;
4440 ccv
.MaximumDepth
= zmax
;
4443 cc_vp_map
+= GENX(CC_VIEWPORT_length
);
4446 iris_emit_cmd(batch
, GENX(3DSTATE_VIEWPORT_STATE_POINTERS_CC
), ptr
) {
4447 ptr
.CCViewportPointer
= cc_vp_address
;
4451 if (dirty
& IRIS_DIRTY_SF_CL_VIEWPORT
) {
4452 struct pipe_framebuffer_state
*cso_fb
= &ice
->state
.framebuffer
;
4453 uint32_t sf_cl_vp_address
;
4455 stream_state(batch
, ice
->state
.dynamic_uploader
,
4456 &ice
->state
.last_res
.sf_cl_vp
,
4457 4 * ice
->state
.num_viewports
*
4458 GENX(SF_CLIP_VIEWPORT_length
), 64, &sf_cl_vp_address
);
4460 for (unsigned i
= 0; i
< ice
->state
.num_viewports
; i
++) {
4461 const struct pipe_viewport_state
*state
= &ice
->state
.viewports
[i
];
4462 float gb_xmin
, gb_xmax
, gb_ymin
, gb_ymax
;
4464 float vp_xmin
= viewport_extent(state
, 0, -1.0f
);
4465 float vp_xmax
= viewport_extent(state
, 0, 1.0f
);
4466 float vp_ymin
= viewport_extent(state
, 1, -1.0f
);
4467 float vp_ymax
= viewport_extent(state
, 1, 1.0f
);
4469 gen_calculate_guardband_size(cso_fb
->width
, cso_fb
->height
,
4470 state
->scale
[0], state
->scale
[1],
4471 state
->translate
[0], state
->translate
[1],
4472 &gb_xmin
, &gb_xmax
, &gb_ymin
, &gb_ymax
);
4474 iris_pack_state(GENX(SF_CLIP_VIEWPORT
), vp_map
, vp
) {
4475 vp
.ViewportMatrixElementm00
= state
->scale
[0];
4476 vp
.ViewportMatrixElementm11
= state
->scale
[1];
4477 vp
.ViewportMatrixElementm22
= state
->scale
[2];
4478 vp
.ViewportMatrixElementm30
= state
->translate
[0];
4479 vp
.ViewportMatrixElementm31
= state
->translate
[1];
4480 vp
.ViewportMatrixElementm32
= state
->translate
[2];
4481 vp
.XMinClipGuardband
= gb_xmin
;
4482 vp
.XMaxClipGuardband
= gb_xmax
;
4483 vp
.YMinClipGuardband
= gb_ymin
;
4484 vp
.YMaxClipGuardband
= gb_ymax
;
4485 vp
.XMinViewPort
= MAX2(vp_xmin
, 0);
4486 vp
.XMaxViewPort
= MIN2(vp_xmax
, cso_fb
->width
) - 1;
4487 vp
.YMinViewPort
= MAX2(vp_ymin
, 0);
4488 vp
.YMaxViewPort
= MIN2(vp_ymax
, cso_fb
->height
) - 1;
4491 vp_map
+= GENX(SF_CLIP_VIEWPORT_length
);
4494 iris_emit_cmd(batch
, GENX(3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP
), ptr
) {
4495 ptr
.SFClipViewportPointer
= sf_cl_vp_address
;
4499 if (dirty
& IRIS_DIRTY_URB
) {
4502 for (int i
= MESA_SHADER_VERTEX
; i
<= MESA_SHADER_GEOMETRY
; i
++) {
4503 if (!ice
->shaders
.prog
[i
]) {
4506 struct brw_vue_prog_data
*vue_prog_data
=
4507 (void *) ice
->shaders
.prog
[i
]->prog_data
;
4508 size
[i
] = vue_prog_data
->urb_entry_size
;
4510 assert(size
[i
] != 0);
4513 genX(emit_urb_setup
)(ice
, batch
, size
,
4514 ice
->shaders
.prog
[MESA_SHADER_TESS_EVAL
] != NULL
,
4515 ice
->shaders
.prog
[MESA_SHADER_GEOMETRY
] != NULL
);
4518 if (dirty
& IRIS_DIRTY_BLEND_STATE
) {
4519 struct iris_blend_state
*cso_blend
= ice
->state
.cso_blend
;
4520 struct pipe_framebuffer_state
*cso_fb
= &ice
->state
.framebuffer
;
4521 struct iris_depth_stencil_alpha_state
*cso_zsa
= ice
->state
.cso_zsa
;
4522 const int header_dwords
= GENX(BLEND_STATE_length
);
4524 /* Always write at least one BLEND_STATE - the final RT message will
4525 * reference BLEND_STATE[0] even if there aren't color writes. There
4526 * may still be alpha testing, computed depth, and so on.
4528 const int rt_dwords
=
4529 MAX2(cso_fb
->nr_cbufs
, 1) * GENX(BLEND_STATE_ENTRY_length
);
4531 uint32_t blend_offset
;
4532 uint32_t *blend_map
=
4533 stream_state(batch
, ice
->state
.dynamic_uploader
,
4534 &ice
->state
.last_res
.blend
,
4535 4 * (header_dwords
+ rt_dwords
), 64, &blend_offset
);
4537 uint32_t blend_state_header
;
4538 iris_pack_state(GENX(BLEND_STATE
), &blend_state_header
, bs
) {
4539 bs
.AlphaTestEnable
= cso_zsa
->alpha
.enabled
;
4540 bs
.AlphaTestFunction
= translate_compare_func(cso_zsa
->alpha
.func
);
4543 blend_map
[0] = blend_state_header
| cso_blend
->blend_state
[0];
4544 memcpy(&blend_map
[1], &cso_blend
->blend_state
[1], 4 * rt_dwords
);
4546 iris_emit_cmd(batch
, GENX(3DSTATE_BLEND_STATE_POINTERS
), ptr
) {
4547 ptr
.BlendStatePointer
= blend_offset
;
4548 ptr
.BlendStatePointerValid
= true;
4552 if (dirty
& IRIS_DIRTY_COLOR_CALC_STATE
) {
4553 struct iris_depth_stencil_alpha_state
*cso
= ice
->state
.cso_zsa
;
4555 struct pipe_stencil_ref
*p_stencil_refs
= &ice
->state
.stencil_ref
;
4559 stream_state(batch
, ice
->state
.dynamic_uploader
,
4560 &ice
->state
.last_res
.color_calc
,
4561 sizeof(uint32_t) * GENX(COLOR_CALC_STATE_length
),
4563 iris_pack_state(GENX(COLOR_CALC_STATE
), cc_map
, cc
) {
4564 cc
.AlphaTestFormat
= ALPHATEST_FLOAT32
;
4565 cc
.AlphaReferenceValueAsFLOAT32
= cso
->alpha
.ref_value
;
4566 cc
.BlendConstantColorRed
= ice
->state
.blend_color
.color
[0];
4567 cc
.BlendConstantColorGreen
= ice
->state
.blend_color
.color
[1];
4568 cc
.BlendConstantColorBlue
= ice
->state
.blend_color
.color
[2];
4569 cc
.BlendConstantColorAlpha
= ice
->state
.blend_color
.color
[3];
4571 cc
.StencilReferenceValue
= p_stencil_refs
->ref_value
[0];
4572 cc
.BackfaceStencilReferenceValue
= p_stencil_refs
->ref_value
[1];
4575 iris_emit_cmd(batch
, GENX(3DSTATE_CC_STATE_POINTERS
), ptr
) {
4576 ptr
.ColorCalcStatePointer
= cc_offset
;
4577 ptr
.ColorCalcStatePointerValid
= true;
4581 for (int stage
= 0; stage
<= MESA_SHADER_FRAGMENT
; stage
++) {
4582 if (!(dirty
& (IRIS_DIRTY_CONSTANTS_VS
<< stage
)))
4585 struct iris_shader_state
*shs
= &ice
->state
.shaders
[stage
];
4586 struct iris_compiled_shader
*shader
= ice
->shaders
.prog
[stage
];
4591 if (shs
->sysvals_need_upload
)
4592 upload_sysvals(ice
, stage
);
4594 struct brw_stage_prog_data
*prog_data
= (void *) shader
->prog_data
;
4596 iris_emit_cmd(batch
, GENX(3DSTATE_CONSTANT_VS
), pkt
) {
4597 pkt
._3DCommandSubOpcode
= push_constant_opcodes
[stage
];
4599 /* The Skylake PRM contains the following restriction:
4601 * "The driver must ensure The following case does not occur
4602 * without a flush to the 3D engine: 3DSTATE_CONSTANT_* with
4603 * buffer 3 read length equal to zero committed followed by a
4604 * 3DSTATE_CONSTANT_* with buffer 0 read length not equal to
4607 * To avoid this, we program the buffers in the highest slots.
4608 * This way, slot 0 is only used if slot 3 is also used.
4612 for (int i
= 3; i
>= 0; i
--) {
4613 const struct brw_ubo_range
*range
= &prog_data
->ubo_ranges
[i
];
4615 if (range
->length
== 0)
4618 /* Range block is a binding table index, map back to UBO index. */
4619 unsigned block_index
= iris_bti_to_group_index(
4620 &shader
->bt
, IRIS_SURFACE_GROUP_UBO
, range
->block
);
4621 assert(block_index
!= IRIS_SURFACE_NOT_USED
);
4623 struct pipe_shader_buffer
*cbuf
= &shs
->constbuf
[block_index
];
4624 struct iris_resource
*res
= (void *) cbuf
->buffer
;
4626 assert(cbuf
->buffer_offset
% 32 == 0);
4628 pkt
.ConstantBody
.ReadLength
[n
] = range
->length
;
4629 pkt
.ConstantBody
.Buffer
[n
] =
4630 res
? ro_bo(res
->bo
, range
->start
* 32 + cbuf
->buffer_offset
)
4631 : ro_bo(batch
->screen
->workaround_bo
, 0);
4638 for (int stage
= 0; stage
<= MESA_SHADER_FRAGMENT
; stage
++) {
4639 if (dirty
& (IRIS_DIRTY_BINDINGS_VS
<< stage
)) {
4640 iris_emit_cmd(batch
, GENX(3DSTATE_BINDING_TABLE_POINTERS_VS
), ptr
) {
4641 ptr
._3DCommandSubOpcode
= 38 + stage
;
4642 ptr
.PointertoVSBindingTable
= binder
->bt_offset
[stage
];
4647 for (int stage
= 0; stage
<= MESA_SHADER_FRAGMENT
; stage
++) {
4648 if (dirty
& (IRIS_DIRTY_BINDINGS_VS
<< stage
)) {
4649 iris_populate_binding_table(ice
, batch
, stage
, false);
4653 for (int stage
= 0; stage
<= MESA_SHADER_FRAGMENT
; stage
++) {
4654 if (!(dirty
& (IRIS_DIRTY_SAMPLER_STATES_VS
<< stage
)) ||
4655 !ice
->shaders
.prog
[stage
])
4658 iris_upload_sampler_states(ice
, stage
);
4660 struct iris_shader_state
*shs
= &ice
->state
.shaders
[stage
];
4661 struct pipe_resource
*res
= shs
->sampler_table
.res
;
4663 iris_use_pinned_bo(batch
, iris_resource_bo(res
), false);
4665 iris_emit_cmd(batch
, GENX(3DSTATE_SAMPLER_STATE_POINTERS_VS
), ptr
) {
4666 ptr
._3DCommandSubOpcode
= 43 + stage
;
4667 ptr
.PointertoVSSamplerState
= shs
->sampler_table
.offset
;
4671 if (ice
->state
.need_border_colors
)
4672 iris_use_pinned_bo(batch
, ice
->state
.border_color_pool
.bo
, false);
4674 if (dirty
& IRIS_DIRTY_MULTISAMPLE
) {
4675 iris_emit_cmd(batch
, GENX(3DSTATE_MULTISAMPLE
), ms
) {
4677 ice
->state
.cso_rast
->half_pixel_center
? CENTER
: UL_CORNER
;
4678 if (ice
->state
.framebuffer
.samples
> 0)
4679 ms
.NumberofMultisamples
= ffs(ice
->state
.framebuffer
.samples
) - 1;
4683 if (dirty
& IRIS_DIRTY_SAMPLE_MASK
) {
4684 iris_emit_cmd(batch
, GENX(3DSTATE_SAMPLE_MASK
), ms
) {
4685 ms
.SampleMask
= ice
->state
.sample_mask
;
4689 for (int stage
= 0; stage
<= MESA_SHADER_FRAGMENT
; stage
++) {
4690 if (!(dirty
& (IRIS_DIRTY_VS
<< stage
)))
4693 struct iris_compiled_shader
*shader
= ice
->shaders
.prog
[stage
];
4696 struct brw_stage_prog_data
*prog_data
= shader
->prog_data
;
4697 struct iris_resource
*cache
= (void *) shader
->assembly
.res
;
4698 iris_use_pinned_bo(batch
, cache
->bo
, false);
4700 if (prog_data
->total_scratch
> 0) {
4701 struct iris_bo
*bo
=
4702 iris_get_scratch_space(ice
, prog_data
->total_scratch
, stage
);
4703 iris_use_pinned_bo(batch
, bo
, true);
4706 if (stage
== MESA_SHADER_FRAGMENT
&& wm_prog_data
->uses_sample_mask
) {
4707 uint32_t psx_state
[GENX(3DSTATE_PS_EXTRA_length
)] = {0};
4708 uint32_t *shader_psx
= ((uint32_t*)shader
->derived_data
) +
4709 GENX(3DSTATE_PS_length
);
4710 struct iris_rasterizer_state
*cso
= ice
->state
.cso_rast
;
4712 iris_pack_command(GENX(3DSTATE_PS_EXTRA
), &psx_state
, psx
) {
4713 if (wm_prog_data
->post_depth_coverage
)
4714 psx
.InputCoverageMaskState
= ICMS_DEPTH_COVERAGE
;
4715 else if (wm_prog_data
->inner_coverage
&& cso
->conservative_rasterization
)
4716 psx
.InputCoverageMaskState
= ICMS_INNER_CONSERVATIVE
;
4718 psx
.InputCoverageMaskState
= ICMS_NORMAL
;
4721 iris_batch_emit(batch
, shader
->derived_data
,
4722 sizeof(uint32_t) * GENX(3DSTATE_PS_length
));
4723 iris_emit_merge(batch
,
4726 GENX(3DSTATE_PS_EXTRA_length
));
4729 iris_batch_emit(batch
, shader
->derived_data
,
4730 iris_derived_program_state_size(stage
));
4732 if (stage
== MESA_SHADER_TESS_EVAL
) {
4733 iris_emit_cmd(batch
, GENX(3DSTATE_HS
), hs
);
4734 iris_emit_cmd(batch
, GENX(3DSTATE_TE
), te
);
4735 iris_emit_cmd(batch
, GENX(3DSTATE_DS
), ds
);
4736 } else if (stage
== MESA_SHADER_GEOMETRY
) {
4737 iris_emit_cmd(batch
, GENX(3DSTATE_GS
), gs
);
4742 if (ice
->state
.streamout_active
) {
4743 if (dirty
& IRIS_DIRTY_SO_BUFFERS
) {
4744 iris_batch_emit(batch
, genx
->so_buffers
,
4745 4 * 4 * GENX(3DSTATE_SO_BUFFER_length
));
4746 for (int i
= 0; i
< 4; i
++) {
4747 struct iris_stream_output_target
*tgt
=
4748 (void *) ice
->state
.so_target
[i
];
4751 iris_use_pinned_bo(batch
, iris_resource_bo(tgt
->base
.buffer
),
4753 iris_use_pinned_bo(batch
, iris_resource_bo(tgt
->offset
.res
),
4759 if ((dirty
& IRIS_DIRTY_SO_DECL_LIST
) && ice
->state
.streamout
) {
4760 uint32_t *decl_list
=
4761 ice
->state
.streamout
+ GENX(3DSTATE_STREAMOUT_length
);
4762 iris_batch_emit(batch
, decl_list
, 4 * ((decl_list
[0] & 0xff) + 2));
4765 if (dirty
& IRIS_DIRTY_STREAMOUT
) {
4766 const struct iris_rasterizer_state
*cso_rast
= ice
->state
.cso_rast
;
4768 uint32_t dynamic_sol
[GENX(3DSTATE_STREAMOUT_length
)];
4769 iris_pack_command(GENX(3DSTATE_STREAMOUT
), dynamic_sol
, sol
) {
4770 sol
.SOFunctionEnable
= true;
4771 sol
.SOStatisticsEnable
= true;
4773 sol
.RenderingDisable
= cso_rast
->rasterizer_discard
&&
4774 !ice
->state
.prims_generated_query_active
;
4775 sol
.ReorderMode
= cso_rast
->flatshade_first
? LEADING
: TRAILING
;
4778 assert(ice
->state
.streamout
);
4780 iris_emit_merge(batch
, ice
->state
.streamout
, dynamic_sol
,
4781 GENX(3DSTATE_STREAMOUT_length
));
4784 if (dirty
& IRIS_DIRTY_STREAMOUT
) {
4785 iris_emit_cmd(batch
, GENX(3DSTATE_STREAMOUT
), sol
);
4789 if (dirty
& IRIS_DIRTY_CLIP
) {
4790 struct iris_rasterizer_state
*cso_rast
= ice
->state
.cso_rast
;
4791 struct pipe_framebuffer_state
*cso_fb
= &ice
->state
.framebuffer
;
4793 bool gs_or_tes
= ice
->shaders
.prog
[MESA_SHADER_GEOMETRY
] ||
4794 ice
->shaders
.prog
[MESA_SHADER_TESS_EVAL
];
4795 bool points_or_lines
= cso_rast
->fill_mode_point_or_line
||
4796 (gs_or_tes
? ice
->shaders
.output_topology_is_points_or_lines
4797 : ice
->state
.prim_is_points_or_lines
);
4799 uint32_t dynamic_clip
[GENX(3DSTATE_CLIP_length
)];
4800 iris_pack_command(GENX(3DSTATE_CLIP
), &dynamic_clip
, cl
) {
4801 cl
.StatisticsEnable
= ice
->state
.statistics_counters_enabled
;
4802 cl
.ClipMode
= cso_rast
->rasterizer_discard
? CLIPMODE_REJECT_ALL
4804 cl
.ViewportXYClipTestEnable
= !points_or_lines
;
4806 if (wm_prog_data
->barycentric_interp_modes
&
4807 BRW_BARYCENTRIC_NONPERSPECTIVE_BITS
)
4808 cl
.NonPerspectiveBarycentricEnable
= true;
4810 cl
.ForceZeroRTAIndexEnable
= cso_fb
->layers
== 0;
4811 cl
.MaximumVPIndex
= ice
->state
.num_viewports
- 1;
4813 iris_emit_merge(batch
, cso_rast
->clip
, dynamic_clip
,
4814 ARRAY_SIZE(cso_rast
->clip
));
4817 if (dirty
& IRIS_DIRTY_RASTER
) {
4818 struct iris_rasterizer_state
*cso
= ice
->state
.cso_rast
;
4819 iris_batch_emit(batch
, cso
->raster
, sizeof(cso
->raster
));
4820 iris_batch_emit(batch
, cso
->sf
, sizeof(cso
->sf
));
4824 if (dirty
& IRIS_DIRTY_WM
) {
4825 struct iris_rasterizer_state
*cso
= ice
->state
.cso_rast
;
4826 uint32_t dynamic_wm
[GENX(3DSTATE_WM_length
)];
4828 iris_pack_command(GENX(3DSTATE_WM
), &dynamic_wm
, wm
) {
4829 wm
.StatisticsEnable
= ice
->state
.statistics_counters_enabled
;
4831 wm
.BarycentricInterpolationMode
=
4832 wm_prog_data
->barycentric_interp_modes
;
4834 if (wm_prog_data
->early_fragment_tests
)
4835 wm
.EarlyDepthStencilControl
= EDSC_PREPS
;
4836 else if (wm_prog_data
->has_side_effects
)
4837 wm
.EarlyDepthStencilControl
= EDSC_PSEXEC
;
4839 /* We could skip this bit if color writes are enabled. */
4840 if (wm_prog_data
->has_side_effects
|| wm_prog_data
->uses_kill
)
4841 wm
.ForceThreadDispatchEnable
= ForceON
;
4843 iris_emit_merge(batch
, cso
->wm
, dynamic_wm
, ARRAY_SIZE(cso
->wm
));
4846 if (dirty
& IRIS_DIRTY_SBE
) {
4847 iris_emit_sbe(batch
, ice
);
4850 if (dirty
& IRIS_DIRTY_PS_BLEND
) {
4851 struct iris_blend_state
*cso_blend
= ice
->state
.cso_blend
;
4852 struct iris_depth_stencil_alpha_state
*cso_zsa
= ice
->state
.cso_zsa
;
4853 const struct shader_info
*fs_info
=
4854 iris_get_shader_info(ice
, MESA_SHADER_FRAGMENT
);
4856 uint32_t dynamic_pb
[GENX(3DSTATE_PS_BLEND_length
)];
4857 iris_pack_command(GENX(3DSTATE_PS_BLEND
), &dynamic_pb
, pb
) {
4858 pb
.HasWriteableRT
= has_writeable_rt(cso_blend
, fs_info
);
4859 pb
.AlphaTestEnable
= cso_zsa
->alpha
.enabled
;
4861 /* The dual source blending docs caution against using SRC1 factors
4862 * when the shader doesn't use a dual source render target write.
4863 * Empirically, this can lead to GPU hangs, and the results are
4864 * undefined anyway, so simply disable blending to avoid the hang.
4866 pb
.ColorBufferBlendEnable
= (cso_blend
->blend_enables
& 1) &&
4867 (!cso_blend
->dual_color_blending
|| wm_prog_data
->dual_src_blend
);
4870 iris_emit_merge(batch
, cso_blend
->ps_blend
, dynamic_pb
,
4871 ARRAY_SIZE(cso_blend
->ps_blend
));
4874 if (dirty
& IRIS_DIRTY_WM_DEPTH_STENCIL
) {
4875 struct iris_depth_stencil_alpha_state
*cso
= ice
->state
.cso_zsa
;
4877 struct pipe_stencil_ref
*p_stencil_refs
= &ice
->state
.stencil_ref
;
4878 uint32_t stencil_refs
[GENX(3DSTATE_WM_DEPTH_STENCIL_length
)];
4879 iris_pack_command(GENX(3DSTATE_WM_DEPTH_STENCIL
), &stencil_refs
, wmds
) {
4880 wmds
.StencilReferenceValue
= p_stencil_refs
->ref_value
[0];
4881 wmds
.BackfaceStencilReferenceValue
= p_stencil_refs
->ref_value
[1];
4883 iris_emit_merge(batch
, cso
->wmds
, stencil_refs
, ARRAY_SIZE(cso
->wmds
));
4885 iris_batch_emit(batch
, cso
->wmds
, sizeof(cso
->wmds
));
4889 if (dirty
& IRIS_DIRTY_SCISSOR_RECT
) {
4890 uint32_t scissor_offset
=
4891 emit_state(batch
, ice
->state
.dynamic_uploader
,
4892 &ice
->state
.last_res
.scissor
,
4893 ice
->state
.scissors
,
4894 sizeof(struct pipe_scissor_state
) *
4895 ice
->state
.num_viewports
, 32);
4897 iris_emit_cmd(batch
, GENX(3DSTATE_SCISSOR_STATE_POINTERS
), ptr
) {
4898 ptr
.ScissorRectPointer
= scissor_offset
;
4902 if (dirty
& IRIS_DIRTY_DEPTH_BUFFER
) {
4903 struct iris_depth_buffer_state
*cso_z
= &ice
->state
.genx
->depth_buffer
;
4905 /* Do not emit the clear params yets. We need to update the clear value
4908 uint32_t clear_length
= GENX(3DSTATE_CLEAR_PARAMS_length
) * 4;
4909 uint32_t cso_z_size
= sizeof(cso_z
->packets
) - clear_length
;
4910 iris_batch_emit(batch
, cso_z
->packets
, cso_z_size
);
4912 union isl_color_value clear_value
= { .f32
= { 0, } };
4914 struct pipe_framebuffer_state
*cso_fb
= &ice
->state
.framebuffer
;
4915 if (cso_fb
->zsbuf
) {
4916 struct iris_resource
*zres
, *sres
;
4917 iris_get_depth_stencil_resources(cso_fb
->zsbuf
->texture
,
4919 if (zres
&& zres
->aux
.bo
)
4920 clear_value
= iris_resource_get_clear_color(zres
, NULL
, NULL
);
4923 uint32_t clear_params
[GENX(3DSTATE_CLEAR_PARAMS_length
)];
4924 iris_pack_command(GENX(3DSTATE_CLEAR_PARAMS
), clear_params
, clear
) {
4925 clear
.DepthClearValueValid
= true;
4926 clear
.DepthClearValue
= clear_value
.f32
[0];
4928 iris_batch_emit(batch
, clear_params
, clear_length
);
4931 if (dirty
& (IRIS_DIRTY_DEPTH_BUFFER
| IRIS_DIRTY_WM_DEPTH_STENCIL
)) {
4932 /* Listen for buffer changes, and also write enable changes. */
4933 struct pipe_framebuffer_state
*cso_fb
= &ice
->state
.framebuffer
;
4934 pin_depth_and_stencil_buffers(batch
, cso_fb
->zsbuf
, ice
->state
.cso_zsa
);
4937 if (dirty
& IRIS_DIRTY_POLYGON_STIPPLE
) {
4938 iris_emit_cmd(batch
, GENX(3DSTATE_POLY_STIPPLE_PATTERN
), poly
) {
4939 for (int i
= 0; i
< 32; i
++) {
4940 poly
.PatternRow
[i
] = ice
->state
.poly_stipple
.stipple
[i
];
4945 if (dirty
& IRIS_DIRTY_LINE_STIPPLE
) {
4946 struct iris_rasterizer_state
*cso
= ice
->state
.cso_rast
;
4947 iris_batch_emit(batch
, cso
->line_stipple
, sizeof(cso
->line_stipple
));
4950 if (dirty
& IRIS_DIRTY_VF_TOPOLOGY
) {
4951 iris_emit_cmd(batch
, GENX(3DSTATE_VF_TOPOLOGY
), topo
) {
4952 topo
.PrimitiveTopologyType
=
4953 translate_prim_type(draw
->mode
, draw
->vertices_per_patch
);
4957 if (dirty
& IRIS_DIRTY_VERTEX_BUFFERS
) {
4958 int count
= util_bitcount64(ice
->state
.bound_vertex_buffers
);
4959 int dynamic_bound
= ice
->state
.bound_vertex_buffers
;
4961 if (ice
->state
.vs_uses_draw_params
) {
4962 if (ice
->draw
.draw_params_offset
== 0) {
4963 u_upload_data(ice
->ctx
.stream_uploader
, 0, sizeof(ice
->draw
.params
),
4964 4, &ice
->draw
.params
, &ice
->draw
.draw_params_offset
,
4965 &ice
->draw
.draw_params_res
);
4967 assert(ice
->draw
.draw_params_res
);
4969 struct iris_vertex_buffer_state
*state
=
4970 &(ice
->state
.genx
->vertex_buffers
[count
]);
4971 pipe_resource_reference(&state
->resource
, ice
->draw
.draw_params_res
);
4972 struct iris_resource
*res
= (void *) state
->resource
;
4974 iris_pack_state(GENX(VERTEX_BUFFER_STATE
), state
->state
, vb
) {
4975 vb
.VertexBufferIndex
= count
;
4976 vb
.AddressModifyEnable
= true;
4978 vb
.BufferSize
= res
->bo
->size
- ice
->draw
.draw_params_offset
;
4979 vb
.BufferStartingAddress
=
4980 ro_bo(NULL
, res
->bo
->gtt_offset
+
4981 (int) ice
->draw
.draw_params_offset
);
4982 vb
.MOCS
= mocs(res
->bo
);
4984 dynamic_bound
|= 1ull << count
;
4988 if (ice
->state
.vs_uses_derived_draw_params
) {
4989 u_upload_data(ice
->ctx
.stream_uploader
, 0,
4990 sizeof(ice
->draw
.derived_params
), 4,
4991 &ice
->draw
.derived_params
,
4992 &ice
->draw
.derived_draw_params_offset
,
4993 &ice
->draw
.derived_draw_params_res
);
4995 struct iris_vertex_buffer_state
*state
=
4996 &(ice
->state
.genx
->vertex_buffers
[count
]);
4997 pipe_resource_reference(&state
->resource
,
4998 ice
->draw
.derived_draw_params_res
);
4999 struct iris_resource
*res
= (void *) ice
->draw
.derived_draw_params_res
;
5001 iris_pack_state(GENX(VERTEX_BUFFER_STATE
), state
->state
, vb
) {
5002 vb
.VertexBufferIndex
= count
;
5003 vb
.AddressModifyEnable
= true;
5006 res
->bo
->size
- ice
->draw
.derived_draw_params_offset
;
5007 vb
.BufferStartingAddress
=
5008 ro_bo(NULL
, res
->bo
->gtt_offset
+
5009 (int) ice
->draw
.derived_draw_params_offset
);
5010 vb
.MOCS
= mocs(res
->bo
);
5012 dynamic_bound
|= 1ull << count
;
5017 /* The VF cache designers cut corners, and made the cache key's
5018 * <VertexBufferIndex, Memory Address> tuple only consider the bottom
5019 * 32 bits of the address. If you have two vertex buffers which get
5020 * placed exactly 4 GiB apart and use them in back-to-back draw calls,
5021 * you can get collisions (even within a single batch).
5023 * So, we need to do a VF cache invalidate if the buffer for a VB
5024 * slot slot changes [48:32] address bits from the previous time.
5026 unsigned flush_flags
= 0;
5028 uint64_t bound
= dynamic_bound
;
5030 const int i
= u_bit_scan64(&bound
);
5031 uint16_t high_bits
= 0;
5033 struct iris_resource
*res
=
5034 (void *) genx
->vertex_buffers
[i
].resource
;
5036 iris_use_pinned_bo(batch
, res
->bo
, false);
5038 high_bits
= res
->bo
->gtt_offset
>> 32ull;
5039 if (high_bits
!= ice
->state
.last_vbo_high_bits
[i
]) {
5040 flush_flags
|= PIPE_CONTROL_VF_CACHE_INVALIDATE
|
5041 PIPE_CONTROL_CS_STALL
;
5042 ice
->state
.last_vbo_high_bits
[i
] = high_bits
;
5048 iris_emit_pipe_control_flush(batch
,
5049 "workaround: VF cache 32-bit key [VB]",
5053 const unsigned vb_dwords
= GENX(VERTEX_BUFFER_STATE_length
);
5056 iris_get_command_space(batch
, 4 * (1 + vb_dwords
* count
));
5057 _iris_pack_command(batch
, GENX(3DSTATE_VERTEX_BUFFERS
), map
, vb
) {
5058 vb
.DWordLength
= (vb_dwords
* count
+ 1) - 2;
5062 bound
= dynamic_bound
;
5064 const int i
= u_bit_scan64(&bound
);
5065 memcpy(map
, genx
->vertex_buffers
[i
].state
,
5066 sizeof(uint32_t) * vb_dwords
);
5072 if (dirty
& IRIS_DIRTY_VERTEX_ELEMENTS
) {
5073 struct iris_vertex_element_state
*cso
= ice
->state
.cso_vertex_elements
;
5074 const unsigned entries
= MAX2(cso
->count
, 1);
5075 if (!(ice
->state
.vs_needs_sgvs_element
||
5076 ice
->state
.vs_uses_derived_draw_params
||
5077 ice
->state
.vs_needs_edge_flag
)) {
5078 iris_batch_emit(batch
, cso
->vertex_elements
, sizeof(uint32_t) *
5079 (1 + entries
* GENX(VERTEX_ELEMENT_STATE_length
)));
5081 uint32_t dynamic_ves
[1 + 33 * GENX(VERTEX_ELEMENT_STATE_length
)];
5082 const unsigned dyn_count
= cso
->count
+
5083 ice
->state
.vs_needs_sgvs_element
+
5084 ice
->state
.vs_uses_derived_draw_params
;
5086 iris_pack_command(GENX(3DSTATE_VERTEX_ELEMENTS
),
5089 1 + GENX(VERTEX_ELEMENT_STATE_length
) * dyn_count
- 2;
5091 memcpy(&dynamic_ves
[1], &cso
->vertex_elements
[1],
5092 (cso
->count
- ice
->state
.vs_needs_edge_flag
) *
5093 GENX(VERTEX_ELEMENT_STATE_length
) * sizeof(uint32_t));
5094 uint32_t *ve_pack_dest
=
5095 &dynamic_ves
[1 + (cso
->count
- ice
->state
.vs_needs_edge_flag
) *
5096 GENX(VERTEX_ELEMENT_STATE_length
)];
5098 if (ice
->state
.vs_needs_sgvs_element
) {
5099 uint32_t base_ctrl
= ice
->state
.vs_uses_draw_params
?
5100 VFCOMP_STORE_SRC
: VFCOMP_STORE_0
;
5101 iris_pack_state(GENX(VERTEX_ELEMENT_STATE
), ve_pack_dest
, ve
) {
5103 ve
.VertexBufferIndex
=
5104 util_bitcount64(ice
->state
.bound_vertex_buffers
);
5105 ve
.SourceElementFormat
= ISL_FORMAT_R32G32_UINT
;
5106 ve
.Component0Control
= base_ctrl
;
5107 ve
.Component1Control
= base_ctrl
;
5108 ve
.Component2Control
= VFCOMP_STORE_0
;
5109 ve
.Component3Control
= VFCOMP_STORE_0
;
5111 ve_pack_dest
+= GENX(VERTEX_ELEMENT_STATE_length
);
5113 if (ice
->state
.vs_uses_derived_draw_params
) {
5114 iris_pack_state(GENX(VERTEX_ELEMENT_STATE
), ve_pack_dest
, ve
) {
5116 ve
.VertexBufferIndex
=
5117 util_bitcount64(ice
->state
.bound_vertex_buffers
) +
5118 ice
->state
.vs_uses_draw_params
;
5119 ve
.SourceElementFormat
= ISL_FORMAT_R32G32_UINT
;
5120 ve
.Component0Control
= VFCOMP_STORE_SRC
;
5121 ve
.Component1Control
= VFCOMP_STORE_SRC
;
5122 ve
.Component2Control
= VFCOMP_STORE_0
;
5123 ve
.Component3Control
= VFCOMP_STORE_0
;
5125 ve_pack_dest
+= GENX(VERTEX_ELEMENT_STATE_length
);
5127 if (ice
->state
.vs_needs_edge_flag
) {
5128 for (int i
= 0; i
< GENX(VERTEX_ELEMENT_STATE_length
); i
++)
5129 ve_pack_dest
[i
] = cso
->edgeflag_ve
[i
];
5132 iris_batch_emit(batch
, &dynamic_ves
, sizeof(uint32_t) *
5133 (1 + dyn_count
* GENX(VERTEX_ELEMENT_STATE_length
)));
5136 if (!ice
->state
.vs_needs_edge_flag
) {
5137 iris_batch_emit(batch
, cso
->vf_instancing
, sizeof(uint32_t) *
5138 entries
* GENX(3DSTATE_VF_INSTANCING_length
));
5140 assert(cso
->count
> 0);
5141 const unsigned edgeflag_index
= cso
->count
- 1;
5142 uint32_t dynamic_vfi
[33 * GENX(3DSTATE_VF_INSTANCING_length
)];
5143 memcpy(&dynamic_vfi
[0], cso
->vf_instancing
, edgeflag_index
*
5144 GENX(3DSTATE_VF_INSTANCING_length
) * sizeof(uint32_t));
5146 uint32_t *vfi_pack_dest
= &dynamic_vfi
[0] +
5147 edgeflag_index
* GENX(3DSTATE_VF_INSTANCING_length
);
5148 iris_pack_command(GENX(3DSTATE_VF_INSTANCING
), vfi_pack_dest
, vi
) {
5149 vi
.VertexElementIndex
= edgeflag_index
+
5150 ice
->state
.vs_needs_sgvs_element
+
5151 ice
->state
.vs_uses_derived_draw_params
;
5153 for (int i
= 0; i
< GENX(3DSTATE_VF_INSTANCING_length
); i
++)
5154 vfi_pack_dest
[i
] |= cso
->edgeflag_vfi
[i
];
5156 iris_batch_emit(batch
, &dynamic_vfi
[0], sizeof(uint32_t) *
5157 entries
* GENX(3DSTATE_VF_INSTANCING_length
));
5161 if (dirty
& IRIS_DIRTY_VF_SGVS
) {
5162 const struct brw_vs_prog_data
*vs_prog_data
= (void *)
5163 ice
->shaders
.prog
[MESA_SHADER_VERTEX
]->prog_data
;
5164 struct iris_vertex_element_state
*cso
= ice
->state
.cso_vertex_elements
;
5166 iris_emit_cmd(batch
, GENX(3DSTATE_VF_SGVS
), sgv
) {
5167 if (vs_prog_data
->uses_vertexid
) {
5168 sgv
.VertexIDEnable
= true;
5169 sgv
.VertexIDComponentNumber
= 2;
5170 sgv
.VertexIDElementOffset
=
5171 cso
->count
- ice
->state
.vs_needs_edge_flag
;
5174 if (vs_prog_data
->uses_instanceid
) {
5175 sgv
.InstanceIDEnable
= true;
5176 sgv
.InstanceIDComponentNumber
= 3;
5177 sgv
.InstanceIDElementOffset
=
5178 cso
->count
- ice
->state
.vs_needs_edge_flag
;
5183 if (dirty
& IRIS_DIRTY_VF
) {
5184 iris_emit_cmd(batch
, GENX(3DSTATE_VF
), vf
) {
5185 if (draw
->primitive_restart
) {
5186 vf
.IndexedDrawCutIndexEnable
= true;
5187 vf
.CutIndex
= draw
->restart_index
;
5192 if (dirty
& IRIS_DIRTY_VF_STATISTICS
) {
5193 iris_emit_cmd(batch
, GENX(3DSTATE_VF_STATISTICS
), vf
) {
5194 vf
.StatisticsEnable
= true;
5198 /* TODO: Gen8 PMA fix */
5202 iris_upload_render_state(struct iris_context
*ice
,
5203 struct iris_batch
*batch
,
5204 const struct pipe_draw_info
*draw
)
5206 bool use_predicate
= ice
->state
.predicate
== IRIS_PREDICATE_STATE_USE_BIT
;
5208 /* Always pin the binder. If we're emitting new binding table pointers,
5209 * we need it. If not, we're probably inheriting old tables via the
5210 * context, and need it anyway. Since true zero-bindings cases are
5211 * practically non-existent, just pin it and avoid last_res tracking.
5213 iris_use_pinned_bo(batch
, ice
->state
.binder
.bo
, false);
5215 if (!batch
->contains_draw
) {
5216 iris_restore_render_saved_bos(ice
, batch
, draw
);
5217 batch
->contains_draw
= true;
5220 iris_upload_dirty_render_state(ice
, batch
, draw
);
5222 if (draw
->index_size
> 0) {
5225 if (draw
->has_user_indices
) {
5226 u_upload_data(ice
->ctx
.stream_uploader
, 0,
5227 draw
->count
* draw
->index_size
, 4, draw
->index
.user
,
5228 &offset
, &ice
->state
.last_res
.index_buffer
);
5230 struct iris_resource
*res
= (void *) draw
->index
.resource
;
5231 res
->bind_history
|= PIPE_BIND_INDEX_BUFFER
;
5233 pipe_resource_reference(&ice
->state
.last_res
.index_buffer
,
5234 draw
->index
.resource
);
5238 struct iris_bo
*bo
= iris_resource_bo(ice
->state
.last_res
.index_buffer
);
5240 iris_emit_cmd(batch
, GENX(3DSTATE_INDEX_BUFFER
), ib
) {
5241 ib
.IndexFormat
= draw
->index_size
>> 1;
5243 ib
.BufferSize
= bo
->size
- offset
;
5244 ib
.BufferStartingAddress
= ro_bo(bo
, offset
);
5247 /* The VF cache key only uses 32-bits, see vertex buffer comment above */
5248 uint16_t high_bits
= bo
->gtt_offset
>> 32ull;
5249 if (high_bits
!= ice
->state
.last_index_bo_high_bits
) {
5250 iris_emit_pipe_control_flush(batch
,
5251 "workaround: VF cache 32-bit key [IB]",
5252 PIPE_CONTROL_VF_CACHE_INVALIDATE
|
5253 PIPE_CONTROL_CS_STALL
);
5254 ice
->state
.last_index_bo_high_bits
= high_bits
;
5258 #define _3DPRIM_END_OFFSET 0x2420
5259 #define _3DPRIM_START_VERTEX 0x2430
5260 #define _3DPRIM_VERTEX_COUNT 0x2434
5261 #define _3DPRIM_INSTANCE_COUNT 0x2438
5262 #define _3DPRIM_START_INSTANCE 0x243C
5263 #define _3DPRIM_BASE_VERTEX 0x2440
5265 if (draw
->indirect
) {
5266 if (draw
->indirect
->indirect_draw_count
) {
5267 use_predicate
= true;
5269 struct iris_bo
*draw_count_bo
=
5270 iris_resource_bo(draw
->indirect
->indirect_draw_count
);
5271 unsigned draw_count_offset
=
5272 draw
->indirect
->indirect_draw_count_offset
;
5274 iris_emit_pipe_control_flush(batch
,
5275 "ensure indirect draw buffer is flushed",
5276 PIPE_CONTROL_FLUSH_ENABLE
);
5278 if (ice
->state
.predicate
== IRIS_PREDICATE_STATE_USE_BIT
) {
5279 static const uint32_t math
[] = {
5281 /* Compute (draw index < draw count).
5282 * We do this by subtracting and storing the carry bit.
5284 MI_ALU2(LOAD
, SRCA
, R0
),
5285 MI_ALU2(LOAD
, SRCB
, R1
),
5287 MI_ALU2(STORE
, R3
, CF
),
5288 /* Compute (subtracting result & MI_PREDICATE). */
5289 MI_ALU2(LOAD
, SRCA
, R3
),
5290 MI_ALU2(LOAD
, SRCB
, R2
),
5292 MI_ALU2(STORE
, R3
, ACCU
),
5295 /* Upload the current draw count from the draw parameters
5298 ice
->vtbl
.load_register_mem32(batch
, CS_GPR(1), draw_count_bo
,
5300 /* Zero the top 32-bits of GPR1. */
5301 ice
->vtbl
.load_register_imm32(batch
, CS_GPR(1) + 4, 0);
5302 /* Upload the id of the current primitive to GPR0. */
5303 ice
->vtbl
.load_register_imm64(batch
, CS_GPR(0), draw
->drawid
);
5305 iris_batch_emit(batch
, math
, sizeof(math
));
5307 /* Store result of MI_MATH computations to MI_PREDICATE_RESULT. */
5308 ice
->vtbl
.load_register_reg64(batch
,
5309 MI_PREDICATE_RESULT
, CS_GPR(3));
5311 uint32_t mi_predicate
;
5313 /* Upload the id of the current primitive to MI_PREDICATE_SRC1. */
5314 ice
->vtbl
.load_register_imm64(batch
, MI_PREDICATE_SRC1
,
5316 /* Upload the current draw count from the draw parameters buffer
5317 * to MI_PREDICATE_SRC0.
5319 ice
->vtbl
.load_register_mem32(batch
, MI_PREDICATE_SRC0
,
5320 draw_count_bo
, draw_count_offset
);
5321 /* Zero the top 32-bits of MI_PREDICATE_SRC0 */
5322 ice
->vtbl
.load_register_imm32(batch
, MI_PREDICATE_SRC0
+ 4, 0);
5324 if (draw
->drawid
== 0) {
5325 mi_predicate
= MI_PREDICATE
| MI_PREDICATE_LOADOP_LOADINV
|
5326 MI_PREDICATE_COMBINEOP_SET
|
5327 MI_PREDICATE_COMPAREOP_SRCS_EQUAL
;
5329 /* While draw_index < draw_count the predicate's result will be
5330 * (draw_index == draw_count) ^ TRUE = TRUE
5331 * When draw_index == draw_count the result is
5332 * (TRUE) ^ TRUE = FALSE
5333 * After this all results will be:
5334 * (FALSE) ^ FALSE = FALSE
5336 mi_predicate
= MI_PREDICATE
| MI_PREDICATE_LOADOP_LOAD
|
5337 MI_PREDICATE_COMBINEOP_XOR
|
5338 MI_PREDICATE_COMPAREOP_SRCS_EQUAL
;
5340 iris_batch_emit(batch
, &mi_predicate
, sizeof(uint32_t));
5343 struct iris_bo
*bo
= iris_resource_bo(draw
->indirect
->buffer
);
5346 iris_emit_cmd(batch
, GENX(MI_LOAD_REGISTER_MEM
), lrm
) {
5347 lrm
.RegisterAddress
= _3DPRIM_VERTEX_COUNT
;
5348 lrm
.MemoryAddress
= ro_bo(bo
, draw
->indirect
->offset
+ 0);
5350 iris_emit_cmd(batch
, GENX(MI_LOAD_REGISTER_MEM
), lrm
) {
5351 lrm
.RegisterAddress
= _3DPRIM_INSTANCE_COUNT
;
5352 lrm
.MemoryAddress
= ro_bo(bo
, draw
->indirect
->offset
+ 4);
5354 iris_emit_cmd(batch
, GENX(MI_LOAD_REGISTER_MEM
), lrm
) {
5355 lrm
.RegisterAddress
= _3DPRIM_START_VERTEX
;
5356 lrm
.MemoryAddress
= ro_bo(bo
, draw
->indirect
->offset
+ 8);
5358 if (draw
->index_size
) {
5359 iris_emit_cmd(batch
, GENX(MI_LOAD_REGISTER_MEM
), lrm
) {
5360 lrm
.RegisterAddress
= _3DPRIM_BASE_VERTEX
;
5361 lrm
.MemoryAddress
= ro_bo(bo
, draw
->indirect
->offset
+ 12);
5363 iris_emit_cmd(batch
, GENX(MI_LOAD_REGISTER_MEM
), lrm
) {
5364 lrm
.RegisterAddress
= _3DPRIM_START_INSTANCE
;
5365 lrm
.MemoryAddress
= ro_bo(bo
, draw
->indirect
->offset
+ 16);
5368 iris_emit_cmd(batch
, GENX(MI_LOAD_REGISTER_MEM
), lrm
) {
5369 lrm
.RegisterAddress
= _3DPRIM_START_INSTANCE
;
5370 lrm
.MemoryAddress
= ro_bo(bo
, draw
->indirect
->offset
+ 12);
5372 iris_emit_cmd(batch
, GENX(MI_LOAD_REGISTER_IMM
), lri
) {
5373 lri
.RegisterOffset
= _3DPRIM_BASE_VERTEX
;
5377 } else if (draw
->count_from_stream_output
) {
5378 struct iris_stream_output_target
*so
=
5379 (void *) draw
->count_from_stream_output
;
5381 /* XXX: Replace with actual cache tracking */
5382 iris_emit_pipe_control_flush(batch
,
5383 "draw count from stream output stall",
5384 PIPE_CONTROL_CS_STALL
);
5386 iris_emit_cmd(batch
, GENX(MI_LOAD_REGISTER_MEM
), lrm
) {
5387 lrm
.RegisterAddress
= CS_GPR(0);
5389 ro_bo(iris_resource_bo(so
->offset
.res
), so
->offset
.offset
);
5391 if (so
->base
.buffer_offset
)
5392 iris_math_add32_gpr0(ice
, batch
, -so
->base
.buffer_offset
);
5393 iris_math_div32_gpr0(ice
, batch
, so
->stride
);
5394 _iris_emit_lrr(batch
, _3DPRIM_VERTEX_COUNT
, CS_GPR(0));
5396 _iris_emit_lri(batch
, _3DPRIM_START_VERTEX
, 0);
5397 _iris_emit_lri(batch
, _3DPRIM_BASE_VERTEX
, 0);
5398 _iris_emit_lri(batch
, _3DPRIM_START_INSTANCE
, 0);
5399 _iris_emit_lri(batch
, _3DPRIM_INSTANCE_COUNT
, draw
->instance_count
);
5402 iris_emit_cmd(batch
, GENX(3DPRIMITIVE
), prim
) {
5403 prim
.VertexAccessType
= draw
->index_size
> 0 ? RANDOM
: SEQUENTIAL
;
5404 prim
.PredicateEnable
= use_predicate
;
5406 if (draw
->indirect
|| draw
->count_from_stream_output
) {
5407 prim
.IndirectParameterEnable
= true;
5409 prim
.StartInstanceLocation
= draw
->start_instance
;
5410 prim
.InstanceCount
= draw
->instance_count
;
5411 prim
.VertexCountPerInstance
= draw
->count
;
5413 // XXX: this is probably bonkers.
5414 prim
.StartVertexLocation
= draw
->start
;
5416 if (draw
->index_size
) {
5417 prim
.BaseVertexLocation
+= draw
->index_bias
;
5419 prim
.StartVertexLocation
+= draw
->index_bias
;
5422 //prim.BaseVertexLocation = ...;
5428 iris_upload_compute_state(struct iris_context
*ice
,
5429 struct iris_batch
*batch
,
5430 const struct pipe_grid_info
*grid
)
5432 const uint64_t dirty
= ice
->state
.dirty
;
5433 struct iris_screen
*screen
= batch
->screen
;
5434 const struct gen_device_info
*devinfo
= &screen
->devinfo
;
5435 struct iris_binder
*binder
= &ice
->state
.binder
;
5436 struct iris_shader_state
*shs
= &ice
->state
.shaders
[MESA_SHADER_COMPUTE
];
5437 struct iris_compiled_shader
*shader
=
5438 ice
->shaders
.prog
[MESA_SHADER_COMPUTE
];
5439 struct brw_stage_prog_data
*prog_data
= shader
->prog_data
;
5440 struct brw_cs_prog_data
*cs_prog_data
= (void *) prog_data
;
5442 /* Always pin the binder. If we're emitting new binding table pointers,
5443 * we need it. If not, we're probably inheriting old tables via the
5444 * context, and need it anyway. Since true zero-bindings cases are
5445 * practically non-existent, just pin it and avoid last_res tracking.
5447 iris_use_pinned_bo(batch
, ice
->state
.binder
.bo
, false);
5449 if ((dirty
& IRIS_DIRTY_CONSTANTS_CS
) && shs
->sysvals_need_upload
)
5450 upload_sysvals(ice
, MESA_SHADER_COMPUTE
);
5452 if (dirty
& IRIS_DIRTY_BINDINGS_CS
)
5453 iris_populate_binding_table(ice
, batch
, MESA_SHADER_COMPUTE
, false);
5455 if (dirty
& IRIS_DIRTY_SAMPLER_STATES_CS
)
5456 iris_upload_sampler_states(ice
, MESA_SHADER_COMPUTE
);
5458 iris_use_optional_res(batch
, shs
->sampler_table
.res
, false);
5459 iris_use_pinned_bo(batch
, iris_resource_bo(shader
->assembly
.res
), false);
5461 if (ice
->state
.need_border_colors
)
5462 iris_use_pinned_bo(batch
, ice
->state
.border_color_pool
.bo
, false);
5464 if (dirty
& IRIS_DIRTY_CS
) {
5465 /* The MEDIA_VFE_STATE documentation for Gen8+ says:
5467 * "A stalling PIPE_CONTROL is required before MEDIA_VFE_STATE unless
5468 * the only bits that are changed are scoreboard related: Scoreboard
5469 * Enable, Scoreboard Type, Scoreboard Mask, Scoreboard Delta. For
5470 * these scoreboard related states, a MEDIA_STATE_FLUSH is
5473 iris_emit_pipe_control_flush(batch
,
5474 "workaround: stall before MEDIA_VFE_STATE",
5475 PIPE_CONTROL_CS_STALL
);
5477 iris_emit_cmd(batch
, GENX(MEDIA_VFE_STATE
), vfe
) {
5478 if (prog_data
->total_scratch
) {
5479 struct iris_bo
*bo
=
5480 iris_get_scratch_space(ice
, prog_data
->total_scratch
,
5481 MESA_SHADER_COMPUTE
);
5482 vfe
.PerThreadScratchSpace
= ffs(prog_data
->total_scratch
) - 11;
5483 vfe
.ScratchSpaceBasePointer
= rw_bo(bo
, 0);
5486 vfe
.MaximumNumberofThreads
=
5487 devinfo
->max_cs_threads
* screen
->subslice_total
- 1;
5489 vfe
.ResetGatewayTimer
=
5490 Resettingrelativetimerandlatchingtheglobaltimestamp
;
5493 vfe
.BypassGatewayControl
= true;
5495 vfe
.NumberofURBEntries
= 2;
5496 vfe
.URBEntryAllocationSize
= 2;
5498 vfe
.CURBEAllocationSize
=
5499 ALIGN(cs_prog_data
->push
.per_thread
.regs
* cs_prog_data
->threads
+
5500 cs_prog_data
->push
.cross_thread
.regs
, 2);
5504 /* TODO: Combine subgroup-id with cbuf0 so we can push regular uniforms */
5505 uint32_t curbe_data_offset
= 0;
5506 assert(cs_prog_data
->push
.cross_thread
.dwords
== 0 &&
5507 cs_prog_data
->push
.per_thread
.dwords
== 1 &&
5508 cs_prog_data
->base
.param
[0] == BRW_PARAM_BUILTIN_SUBGROUP_ID
);
5509 struct pipe_resource
*curbe_data_res
= NULL
;
5510 uint32_t *curbe_data_map
=
5511 stream_state(batch
, ice
->state
.dynamic_uploader
, &curbe_data_res
,
5512 ALIGN(cs_prog_data
->push
.total
.size
, 64), 64,
5513 &curbe_data_offset
);
5514 assert(curbe_data_map
);
5515 memset(curbe_data_map
, 0x5a, ALIGN(cs_prog_data
->push
.total
.size
, 64));
5516 iris_fill_cs_push_const_buffer(cs_prog_data
, curbe_data_map
);
5518 if (dirty
& IRIS_DIRTY_CS
) {
5519 iris_emit_cmd(batch
, GENX(MEDIA_CURBE_LOAD
), curbe
) {
5520 curbe
.CURBETotalDataLength
=
5521 ALIGN(cs_prog_data
->push
.total
.size
, 64);
5522 curbe
.CURBEDataStartAddress
= curbe_data_offset
;
5526 if (dirty
& (IRIS_DIRTY_SAMPLER_STATES_CS
|
5527 IRIS_DIRTY_BINDINGS_CS
|
5528 IRIS_DIRTY_CONSTANTS_CS
|
5530 struct pipe_resource
*desc_res
= NULL
;
5531 uint32_t desc
[GENX(INTERFACE_DESCRIPTOR_DATA_length
)];
5533 iris_pack_state(GENX(INTERFACE_DESCRIPTOR_DATA
), desc
, idd
) {
5534 idd
.SamplerStatePointer
= shs
->sampler_table
.offset
;
5535 idd
.BindingTablePointer
= binder
->bt_offset
[MESA_SHADER_COMPUTE
];
5538 for (int i
= 0; i
< GENX(INTERFACE_DESCRIPTOR_DATA_length
); i
++)
5539 desc
[i
] |= ((uint32_t *) shader
->derived_data
)[i
];
5541 iris_emit_cmd(batch
, GENX(MEDIA_INTERFACE_DESCRIPTOR_LOAD
), load
) {
5542 load
.InterfaceDescriptorTotalLength
=
5543 GENX(INTERFACE_DESCRIPTOR_DATA_length
) * sizeof(uint32_t);
5544 load
.InterfaceDescriptorDataStartAddress
=
5545 emit_state(batch
, ice
->state
.dynamic_uploader
,
5546 &desc_res
, desc
, sizeof(desc
), 64);
5549 pipe_resource_reference(&desc_res
, NULL
);
5552 uint32_t group_size
= grid
->block
[0] * grid
->block
[1] * grid
->block
[2];
5553 uint32_t remainder
= group_size
& (cs_prog_data
->simd_size
- 1);
5554 uint32_t right_mask
;
5557 right_mask
= ~0u >> (32 - remainder
);
5559 right_mask
= ~0u >> (32 - cs_prog_data
->simd_size
);
5561 #define GPGPU_DISPATCHDIMX 0x2500
5562 #define GPGPU_DISPATCHDIMY 0x2504
5563 #define GPGPU_DISPATCHDIMZ 0x2508
5565 if (grid
->indirect
) {
5566 struct iris_state_ref
*grid_size
= &ice
->state
.grid_size
;
5567 struct iris_bo
*bo
= iris_resource_bo(grid_size
->res
);
5568 iris_emit_cmd(batch
, GENX(MI_LOAD_REGISTER_MEM
), lrm
) {
5569 lrm
.RegisterAddress
= GPGPU_DISPATCHDIMX
;
5570 lrm
.MemoryAddress
= ro_bo(bo
, grid_size
->offset
+ 0);
5572 iris_emit_cmd(batch
, GENX(MI_LOAD_REGISTER_MEM
), lrm
) {
5573 lrm
.RegisterAddress
= GPGPU_DISPATCHDIMY
;
5574 lrm
.MemoryAddress
= ro_bo(bo
, grid_size
->offset
+ 4);
5576 iris_emit_cmd(batch
, GENX(MI_LOAD_REGISTER_MEM
), lrm
) {
5577 lrm
.RegisterAddress
= GPGPU_DISPATCHDIMZ
;
5578 lrm
.MemoryAddress
= ro_bo(bo
, grid_size
->offset
+ 8);
5582 iris_emit_cmd(batch
, GENX(GPGPU_WALKER
), ggw
) {
5583 ggw
.IndirectParameterEnable
= grid
->indirect
!= NULL
;
5584 ggw
.SIMDSize
= cs_prog_data
->simd_size
/ 16;
5585 ggw
.ThreadDepthCounterMaximum
= 0;
5586 ggw
.ThreadHeightCounterMaximum
= 0;
5587 ggw
.ThreadWidthCounterMaximum
= cs_prog_data
->threads
- 1;
5588 ggw
.ThreadGroupIDXDimension
= grid
->grid
[0];
5589 ggw
.ThreadGroupIDYDimension
= grid
->grid
[1];
5590 ggw
.ThreadGroupIDZDimension
= grid
->grid
[2];
5591 ggw
.RightExecutionMask
= right_mask
;
5592 ggw
.BottomExecutionMask
= 0xffffffff;
5595 iris_emit_cmd(batch
, GENX(MEDIA_STATE_FLUSH
), msf
);
5597 if (!batch
->contains_draw
) {
5598 iris_restore_compute_saved_bos(ice
, batch
, grid
);
5599 batch
->contains_draw
= true;
5604 * State module teardown.
5607 iris_destroy_state(struct iris_context
*ice
)
5609 struct iris_genx_state
*genx
= ice
->state
.genx
;
5611 uint64_t bound_vbs
= ice
->state
.bound_vertex_buffers
;
5613 const int i
= u_bit_scan64(&bound_vbs
);
5614 pipe_resource_reference(&genx
->vertex_buffers
[i
].resource
, NULL
);
5616 free(ice
->state
.genx
);
5618 for (unsigned i
= 0; i
< ice
->state
.framebuffer
.nr_cbufs
; i
++) {
5619 pipe_surface_reference(&ice
->state
.framebuffer
.cbufs
[i
], NULL
);
5621 pipe_surface_reference(&ice
->state
.framebuffer
.zsbuf
, NULL
);
5623 for (int stage
= 0; stage
< MESA_SHADER_STAGES
; stage
++) {
5624 struct iris_shader_state
*shs
= &ice
->state
.shaders
[stage
];
5625 pipe_resource_reference(&shs
->sampler_table
.res
, NULL
);
5626 for (int i
= 0; i
< PIPE_MAX_CONSTANT_BUFFERS
; i
++) {
5627 pipe_resource_reference(&shs
->constbuf
[i
].buffer
, NULL
);
5628 pipe_resource_reference(&shs
->constbuf_surf_state
[i
].res
, NULL
);
5630 for (int i
= 0; i
< PIPE_MAX_SHADER_IMAGES
; i
++) {
5631 pipe_resource_reference(&shs
->image
[i
].base
.resource
, NULL
);
5632 pipe_resource_reference(&shs
->image
[i
].surface_state
.res
, NULL
);
5634 for (int i
= 0; i
< PIPE_MAX_SHADER_BUFFERS
; i
++) {
5635 pipe_resource_reference(&shs
->ssbo
[i
].buffer
, NULL
);
5636 pipe_resource_reference(&shs
->ssbo_surf_state
[i
].res
, NULL
);
5638 for (int i
= 0; i
< IRIS_MAX_TEXTURE_SAMPLERS
; i
++) {
5639 pipe_sampler_view_reference((struct pipe_sampler_view
**)
5640 &shs
->textures
[i
], NULL
);
5644 pipe_resource_reference(&ice
->state
.grid_size
.res
, NULL
);
5645 pipe_resource_reference(&ice
->state
.grid_surf_state
.res
, NULL
);
5647 pipe_resource_reference(&ice
->state
.null_fb
.res
, NULL
);
5648 pipe_resource_reference(&ice
->state
.unbound_tex
.res
, NULL
);
5650 pipe_resource_reference(&ice
->state
.last_res
.cc_vp
, NULL
);
5651 pipe_resource_reference(&ice
->state
.last_res
.sf_cl_vp
, NULL
);
5652 pipe_resource_reference(&ice
->state
.last_res
.color_calc
, NULL
);
5653 pipe_resource_reference(&ice
->state
.last_res
.scissor
, NULL
);
5654 pipe_resource_reference(&ice
->state
.last_res
.blend
, NULL
);
5655 pipe_resource_reference(&ice
->state
.last_res
.index_buffer
, NULL
);
5658 /* ------------------------------------------------------------------- */
5661 iris_rebind_buffer(struct iris_context
*ice
,
5662 struct iris_resource
*res
,
5663 uint64_t old_address
)
5665 struct pipe_context
*ctx
= &ice
->ctx
;
5666 struct iris_screen
*screen
= (void *) ctx
->screen
;
5667 struct iris_genx_state
*genx
= ice
->state
.genx
;
5669 assert(res
->base
.target
== PIPE_BUFFER
);
5671 /* Buffers can't be framebuffer attachments, nor display related,
5672 * and we don't have upstream Clover support.
5674 assert(!(res
->bind_history
& (PIPE_BIND_DEPTH_STENCIL
|
5675 PIPE_BIND_RENDER_TARGET
|
5676 PIPE_BIND_BLENDABLE
|
5677 PIPE_BIND_DISPLAY_TARGET
|
5679 PIPE_BIND_COMPUTE_RESOURCE
|
5680 PIPE_BIND_GLOBAL
)));
5682 if (res
->bind_history
& PIPE_BIND_VERTEX_BUFFER
) {
5683 uint64_t bound_vbs
= ice
->state
.bound_vertex_buffers
;
5685 const int i
= u_bit_scan64(&bound_vbs
);
5686 struct iris_vertex_buffer_state
*state
= &genx
->vertex_buffers
[i
];
5688 /* Update the CPU struct */
5689 STATIC_ASSERT(GENX(VERTEX_BUFFER_STATE_BufferStartingAddress_start
) == 32);
5690 STATIC_ASSERT(GENX(VERTEX_BUFFER_STATE_BufferStartingAddress_bits
) == 64);
5691 uint64_t *addr
= (uint64_t *) &state
->state
[1];
5693 if (*addr
== old_address
) {
5694 *addr
= res
->bo
->gtt_offset
;
5695 ice
->state
.dirty
|= IRIS_DIRTY_VERTEX_BUFFERS
;
5700 /* No need to handle these:
5701 * - PIPE_BIND_INDEX_BUFFER (emitted for every indexed draw)
5702 * - PIPE_BIND_COMMAND_ARGS_BUFFER (emitted for every indirect draw)
5703 * - PIPE_BIND_QUERY_BUFFER (no persistent state references)
5706 if (res
->bind_history
& PIPE_BIND_STREAM_OUTPUT
) {
5707 /* XXX: be careful about resetting vs appending... */
5711 for (int s
= MESA_SHADER_VERTEX
; s
< MESA_SHADER_STAGES
; s
++) {
5712 struct iris_shader_state
*shs
= &ice
->state
.shaders
[s
];
5713 enum pipe_shader_type p_stage
= stage_to_pipe(s
);
5715 if (res
->bind_history
& PIPE_BIND_CONSTANT_BUFFER
) {
5716 /* Skip constant buffer 0, it's for regular uniforms, not UBOs */
5717 uint32_t bound_cbufs
= shs
->bound_cbufs
& ~1u;
5718 while (bound_cbufs
) {
5719 const int i
= u_bit_scan(&bound_cbufs
);
5720 struct pipe_shader_buffer
*cbuf
= &shs
->constbuf
[i
];
5721 struct iris_state_ref
*surf_state
= &shs
->constbuf_surf_state
[i
];
5723 if (res
->bo
== iris_resource_bo(cbuf
->buffer
)) {
5724 iris_upload_ubo_ssbo_surf_state(ice
, cbuf
, surf_state
, false);
5725 ice
->state
.dirty
|= IRIS_DIRTY_CONSTANTS_VS
<< s
;
5730 if (res
->bind_history
& PIPE_BIND_SHADER_BUFFER
) {
5731 uint32_t bound_ssbos
= shs
->bound_ssbos
;
5732 while (bound_ssbos
) {
5733 const int i
= u_bit_scan(&bound_ssbos
);
5734 struct pipe_shader_buffer
*ssbo
= &shs
->ssbo
[i
];
5736 if (res
->bo
== iris_resource_bo(ssbo
->buffer
)) {
5737 struct pipe_shader_buffer buf
= {
5738 .buffer
= &res
->base
,
5739 .buffer_offset
= ssbo
->buffer_offset
,
5740 .buffer_size
= ssbo
->buffer_size
,
5742 iris_set_shader_buffers(ctx
, p_stage
, i
, 1, &buf
,
5743 (shs
->writable_ssbos
>> i
) & 1);
5748 if (res
->bind_history
& PIPE_BIND_SAMPLER_VIEW
) {
5749 uint32_t bound_sampler_views
= shs
->bound_sampler_views
;
5750 while (bound_sampler_views
) {
5751 const int i
= u_bit_scan(&bound_sampler_views
);
5752 struct iris_sampler_view
*isv
= shs
->textures
[i
];
5754 if (res
->bo
== iris_resource_bo(isv
->base
.texture
)) {
5755 void *map
= alloc_surface_states(ice
->state
.surface_uploader
,
5756 &isv
->surface_state
,
5757 isv
->res
->aux
.sampler_usages
);
5759 fill_buffer_surface_state(&screen
->isl_dev
, isv
->res
, map
,
5760 isv
->view
.format
, isv
->view
.swizzle
,
5761 isv
->base
.u
.buf
.offset
,
5762 isv
->base
.u
.buf
.size
);
5763 ice
->state
.dirty
|= IRIS_DIRTY_BINDINGS_VS
<< s
;
5768 if (res
->bind_history
& PIPE_BIND_SHADER_IMAGE
) {
5769 uint32_t bound_image_views
= shs
->bound_image_views
;
5770 while (bound_image_views
) {
5771 const int i
= u_bit_scan(&bound_image_views
);
5772 struct iris_image_view
*iv
= &shs
->image
[i
];
5774 if (res
->bo
== iris_resource_bo(iv
->base
.resource
)) {
5775 iris_set_shader_images(ctx
, p_stage
, i
, 1, &iv
->base
);
5782 /* ------------------------------------------------------------------- */
5785 iris_load_register_reg32(struct iris_batch
*batch
, uint32_t dst
,
5788 _iris_emit_lrr(batch
, dst
, src
);
5792 iris_load_register_reg64(struct iris_batch
*batch
, uint32_t dst
,
5795 _iris_emit_lrr(batch
, dst
, src
);
5796 _iris_emit_lrr(batch
, dst
+ 4, src
+ 4);
5800 iris_load_register_imm32(struct iris_batch
*batch
, uint32_t reg
,
5803 _iris_emit_lri(batch
, reg
, val
);
5807 iris_load_register_imm64(struct iris_batch
*batch
, uint32_t reg
,
5810 _iris_emit_lri(batch
, reg
+ 0, val
& 0xffffffff);
5811 _iris_emit_lri(batch
, reg
+ 4, val
>> 32);
5815 * Emit MI_LOAD_REGISTER_MEM to load a 32-bit MMIO register from a buffer.
5818 iris_load_register_mem32(struct iris_batch
*batch
, uint32_t reg
,
5819 struct iris_bo
*bo
, uint32_t offset
)
5821 iris_emit_cmd(batch
, GENX(MI_LOAD_REGISTER_MEM
), lrm
) {
5822 lrm
.RegisterAddress
= reg
;
5823 lrm
.MemoryAddress
= ro_bo(bo
, offset
);
5828 * Load a 64-bit value from a buffer into a MMIO register via
5829 * two MI_LOAD_REGISTER_MEM commands.
5832 iris_load_register_mem64(struct iris_batch
*batch
, uint32_t reg
,
5833 struct iris_bo
*bo
, uint32_t offset
)
5835 iris_load_register_mem32(batch
, reg
+ 0, bo
, offset
+ 0);
5836 iris_load_register_mem32(batch
, reg
+ 4, bo
, offset
+ 4);
5840 iris_store_register_mem32(struct iris_batch
*batch
, uint32_t reg
,
5841 struct iris_bo
*bo
, uint32_t offset
,
5844 iris_emit_cmd(batch
, GENX(MI_STORE_REGISTER_MEM
), srm
) {
5845 srm
.RegisterAddress
= reg
;
5846 srm
.MemoryAddress
= rw_bo(bo
, offset
);
5847 srm
.PredicateEnable
= predicated
;
5852 iris_store_register_mem64(struct iris_batch
*batch
, uint32_t reg
,
5853 struct iris_bo
*bo
, uint32_t offset
,
5856 iris_store_register_mem32(batch
, reg
+ 0, bo
, offset
+ 0, predicated
);
5857 iris_store_register_mem32(batch
, reg
+ 4, bo
, offset
+ 4, predicated
);
5861 iris_store_data_imm32(struct iris_batch
*batch
,
5862 struct iris_bo
*bo
, uint32_t offset
,
5865 iris_emit_cmd(batch
, GENX(MI_STORE_DATA_IMM
), sdi
) {
5866 sdi
.Address
= rw_bo(bo
, offset
);
5867 sdi
.ImmediateData
= imm
;
5872 iris_store_data_imm64(struct iris_batch
*batch
,
5873 struct iris_bo
*bo
, uint32_t offset
,
5876 /* Can't use iris_emit_cmd because MI_STORE_DATA_IMM has a length of
5877 * 2 in genxml but it's actually variable length and we need 5 DWords.
5879 void *map
= iris_get_command_space(batch
, 4 * 5);
5880 _iris_pack_command(batch
, GENX(MI_STORE_DATA_IMM
), map
, sdi
) {
5881 sdi
.DWordLength
= 5 - 2;
5882 sdi
.Address
= rw_bo(bo
, offset
);
5883 sdi
.ImmediateData
= imm
;
5888 iris_copy_mem_mem(struct iris_batch
*batch
,
5889 struct iris_bo
*dst_bo
, uint32_t dst_offset
,
5890 struct iris_bo
*src_bo
, uint32_t src_offset
,
5893 /* MI_COPY_MEM_MEM operates on DWords. */
5894 assert(bytes
% 4 == 0);
5895 assert(dst_offset
% 4 == 0);
5896 assert(src_offset
% 4 == 0);
5898 for (unsigned i
= 0; i
< bytes
; i
+= 4) {
5899 iris_emit_cmd(batch
, GENX(MI_COPY_MEM_MEM
), cp
) {
5900 cp
.DestinationMemoryAddress
= rw_bo(dst_bo
, dst_offset
+ i
);
5901 cp
.SourceMemoryAddress
= ro_bo(src_bo
, src_offset
+ i
);
5906 /* ------------------------------------------------------------------- */
5909 flags_to_post_sync_op(uint32_t flags
)
5911 if (flags
& PIPE_CONTROL_WRITE_IMMEDIATE
)
5912 return WriteImmediateData
;
5914 if (flags
& PIPE_CONTROL_WRITE_DEPTH_COUNT
)
5915 return WritePSDepthCount
;
5917 if (flags
& PIPE_CONTROL_WRITE_TIMESTAMP
)
5918 return WriteTimestamp
;
5924 * Do the given flags have a Post Sync or LRI Post Sync operation?
5926 static enum pipe_control_flags
5927 get_post_sync_flags(enum pipe_control_flags flags
)
5929 flags
&= PIPE_CONTROL_WRITE_IMMEDIATE
|
5930 PIPE_CONTROL_WRITE_DEPTH_COUNT
|
5931 PIPE_CONTROL_WRITE_TIMESTAMP
|
5932 PIPE_CONTROL_LRI_POST_SYNC_OP
;
5934 /* Only one "Post Sync Op" is allowed, and it's mutually exclusive with
5935 * "LRI Post Sync Operation". So more than one bit set would be illegal.
5937 assert(util_bitcount(flags
) <= 1);
5942 #define IS_COMPUTE_PIPELINE(batch) (batch->name == IRIS_BATCH_COMPUTE)
5945 * Emit a series of PIPE_CONTROL commands, taking into account any
5946 * workarounds necessary to actually accomplish the caller's request.
5948 * Unless otherwise noted, spec quotations in this function come from:
5950 * Synchronization of the 3D Pipeline > PIPE_CONTROL Command > Programming
5951 * Restrictions for PIPE_CONTROL.
5953 * You should not use this function directly. Use the helpers in
5954 * iris_pipe_control.c instead, which may split the pipe control further.
5957 iris_emit_raw_pipe_control(struct iris_batch
*batch
,
5964 UNUSED
const struct gen_device_info
*devinfo
= &batch
->screen
->devinfo
;
5965 enum pipe_control_flags post_sync_flags
= get_post_sync_flags(flags
);
5966 enum pipe_control_flags non_lri_post_sync_flags
=
5967 post_sync_flags
& ~PIPE_CONTROL_LRI_POST_SYNC_OP
;
5969 /* Recursive PIPE_CONTROL workarounds --------------------------------
5970 * (http://knowyourmeme.com/memes/xzibit-yo-dawg)
5972 * We do these first because we want to look at the original operation,
5973 * rather than any workarounds we set.
5975 if (GEN_GEN
== 9 && (flags
& PIPE_CONTROL_VF_CACHE_INVALIDATE
)) {
5976 /* The PIPE_CONTROL "VF Cache Invalidation Enable" bit description
5977 * lists several workarounds:
5979 * "Project: SKL, KBL, BXT
5981 * If the VF Cache Invalidation Enable is set to a 1 in a
5982 * PIPE_CONTROL, a separate Null PIPE_CONTROL, all bitfields
5983 * sets to 0, with the VF Cache Invalidation Enable set to 0
5984 * needs to be sent prior to the PIPE_CONTROL with VF Cache
5985 * Invalidation Enable set to a 1."
5987 iris_emit_raw_pipe_control(batch
,
5988 "workaround: recursive VF cache invalidate",
5992 if (GEN_GEN
== 9 && IS_COMPUTE_PIPELINE(batch
) && post_sync_flags
) {
5993 /* Project: SKL / Argument: LRI Post Sync Operation [23]
5995 * "PIPECONTROL command with “Command Streamer Stall Enable” must be
5996 * programmed prior to programming a PIPECONTROL command with "LRI
5997 * Post Sync Operation" in GPGPU mode of operation (i.e when
5998 * PIPELINE_SELECT command is set to GPGPU mode of operation)."
6000 * The same text exists a few rows below for Post Sync Op.
6002 iris_emit_raw_pipe_control(batch
,
6003 "workaround: CS stall before gpgpu post-sync",
6004 PIPE_CONTROL_CS_STALL
, bo
, offset
, imm
);
6007 if (GEN_GEN
== 10 && (flags
& PIPE_CONTROL_RENDER_TARGET_FLUSH
)) {
6009 * "Before sending a PIPE_CONTROL command with bit 12 set, SW must issue
6010 * another PIPE_CONTROL with Render Target Cache Flush Enable (bit 12)
6011 * = 0 and Pipe Control Flush Enable (bit 7) = 1"
6013 iris_emit_raw_pipe_control(batch
,
6014 "workaround: PC flush before RT flush",
6015 PIPE_CONTROL_FLUSH_ENABLE
, bo
, offset
, imm
);
6018 /* "Flush Types" workarounds ---------------------------------------------
6019 * We do these now because they may add post-sync operations or CS stalls.
6022 if (GEN_GEN
< 11 && flags
& PIPE_CONTROL_VF_CACHE_INVALIDATE
) {
6023 /* Project: BDW, SKL+ (stopping at CNL) / Argument: VF Invalidate
6025 * "'Post Sync Operation' must be enabled to 'Write Immediate Data' or
6026 * 'Write PS Depth Count' or 'Write Timestamp'."
6029 flags
|= PIPE_CONTROL_WRITE_IMMEDIATE
;
6030 post_sync_flags
|= PIPE_CONTROL_WRITE_IMMEDIATE
;
6031 non_lri_post_sync_flags
|= PIPE_CONTROL_WRITE_IMMEDIATE
;
6032 bo
= batch
->screen
->workaround_bo
;
6036 /* #1130 from Gen10 workarounds page:
6038 * "Enable Depth Stall on every Post Sync Op if Render target Cache
6039 * Flush is not enabled in same PIPE CONTROL and Enable Pixel score
6040 * board stall if Render target cache flush is enabled."
6042 * Applicable to CNL B0 and C0 steppings only.
6044 * The wording here is unclear, and this workaround doesn't look anything
6045 * like the internal bug report recommendations, but leave it be for now...
6047 if (GEN_GEN
== 10) {
6048 if (flags
& PIPE_CONTROL_RENDER_TARGET_FLUSH
) {
6049 flags
|= PIPE_CONTROL_STALL_AT_SCOREBOARD
;
6050 } else if (flags
& non_lri_post_sync_flags
) {
6051 flags
|= PIPE_CONTROL_DEPTH_STALL
;
6055 if (flags
& PIPE_CONTROL_DEPTH_STALL
) {
6056 /* From the PIPE_CONTROL instruction table, bit 13 (Depth Stall Enable):
6058 * "This bit must be DISABLED for operations other than writing
6061 * This seems like nonsense. An Ivybridge workaround requires us to
6062 * emit a PIPE_CONTROL with a depth stall and write immediate post-sync
6063 * operation. Gen8+ requires us to emit depth stalls and depth cache
6064 * flushes together. So, it's hard to imagine this means anything other
6065 * than "we originally intended this to be used for PS_DEPTH_COUNT".
6067 * We ignore the supposed restriction and do nothing.
6071 if (flags
& (PIPE_CONTROL_RENDER_TARGET_FLUSH
|
6072 PIPE_CONTROL_STALL_AT_SCOREBOARD
)) {
6073 /* From the PIPE_CONTROL instruction table, bit 12 and bit 1:
6075 * "This bit must be DISABLED for End-of-pipe (Read) fences,
6076 * PS_DEPTH_COUNT or TIMESTAMP queries."
6078 * TODO: Implement end-of-pipe checking.
6080 assert(!(post_sync_flags
& (PIPE_CONTROL_WRITE_DEPTH_COUNT
|
6081 PIPE_CONTROL_WRITE_TIMESTAMP
)));
6084 if (GEN_GEN
< 11 && (flags
& PIPE_CONTROL_STALL_AT_SCOREBOARD
)) {
6085 /* From the PIPE_CONTROL instruction table, bit 1:
6087 * "This bit is ignored if Depth Stall Enable is set.
6088 * Further, the render cache is not flushed even if Write Cache
6089 * Flush Enable bit is set."
6091 * We assert that the caller doesn't do this combination, to try and
6092 * prevent mistakes. It shouldn't hurt the GPU, though.
6094 * We skip this check on Gen11+ as the "Stall at Pixel Scoreboard"
6095 * and "Render Target Flush" combo is explicitly required for BTI
6096 * update workarounds.
6098 assert(!(flags
& (PIPE_CONTROL_DEPTH_STALL
|
6099 PIPE_CONTROL_RENDER_TARGET_FLUSH
)));
6102 /* PIPE_CONTROL page workarounds ------------------------------------- */
6104 if (GEN_GEN
<= 8 && (flags
& PIPE_CONTROL_STATE_CACHE_INVALIDATE
)) {
6105 /* From the PIPE_CONTROL page itself:
6108 * Restriction: Pipe_control with CS-stall bit set must be issued
6109 * before a pipe-control command that has the State Cache
6110 * Invalidate bit set."
6112 flags
|= PIPE_CONTROL_CS_STALL
;
6115 if (flags
& PIPE_CONTROL_FLUSH_LLC
) {
6116 /* From the PIPE_CONTROL instruction table, bit 26 (Flush LLC):
6119 * SW must always program Post-Sync Operation to "Write Immediate
6120 * Data" when Flush LLC is set."
6122 * For now, we just require the caller to do it.
6124 assert(flags
& PIPE_CONTROL_WRITE_IMMEDIATE
);
6127 /* "Post-Sync Operation" workarounds -------------------------------- */
6129 /* Project: All / Argument: Global Snapshot Count Reset [19]
6131 * "This bit must not be exercised on any product.
6132 * Requires stall bit ([20] of DW1) set."
6134 * We don't use this, so we just assert that it isn't used. The
6135 * PIPE_CONTROL instruction page indicates that they intended this
6136 * as a debug feature and don't think it is useful in production,
6137 * but it may actually be usable, should we ever want to.
6139 assert((flags
& PIPE_CONTROL_GLOBAL_SNAPSHOT_COUNT_RESET
) == 0);
6141 if (flags
& (PIPE_CONTROL_MEDIA_STATE_CLEAR
|
6142 PIPE_CONTROL_INDIRECT_STATE_POINTERS_DISABLE
)) {
6143 /* Project: All / Arguments:
6145 * - Generic Media State Clear [16]
6146 * - Indirect State Pointers Disable [16]
6148 * "Requires stall bit ([20] of DW1) set."
6150 * Also, the PIPE_CONTROL instruction table, bit 16 (Generic Media
6151 * State Clear) says:
6153 * "PIPECONTROL command with “Command Streamer Stall Enable” must be
6154 * programmed prior to programming a PIPECONTROL command with "Media
6155 * State Clear" set in GPGPU mode of operation"
6157 * This is a subset of the earlier rule, so there's nothing to do.
6159 flags
|= PIPE_CONTROL_CS_STALL
;
6162 if (flags
& PIPE_CONTROL_STORE_DATA_INDEX
) {
6163 /* Project: All / Argument: Store Data Index
6165 * "Post-Sync Operation ([15:14] of DW1) must be set to something other
6168 * For now, we just assert that the caller does this. We might want to
6169 * automatically add a write to the workaround BO...
6171 assert(non_lri_post_sync_flags
!= 0);
6174 if (flags
& PIPE_CONTROL_SYNC_GFDT
) {
6175 /* Project: All / Argument: Sync GFDT
6177 * "Post-Sync Operation ([15:14] of DW1) must be set to something other
6178 * than '0' or 0x2520[13] must be set."
6180 * For now, we just assert that the caller does this.
6182 assert(non_lri_post_sync_flags
!= 0);
6185 if (flags
& PIPE_CONTROL_TLB_INVALIDATE
) {
6186 /* Project: IVB+ / Argument: TLB inv
6188 * "Requires stall bit ([20] of DW1) set."
6190 * Also, from the PIPE_CONTROL instruction table:
6193 * Post Sync Operation or CS stall must be set to ensure a TLB
6194 * invalidation occurs. Otherwise no cycle will occur to the TLB
6195 * cache to invalidate."
6197 * This is not a subset of the earlier rule, so there's nothing to do.
6199 flags
|= PIPE_CONTROL_CS_STALL
;
6202 if (GEN_GEN
== 9 && devinfo
->gt
== 4) {
6203 /* TODO: The big Skylake GT4 post sync op workaround */
6206 /* "GPGPU specific workarounds" (both post-sync and flush) ------------ */
6208 if (IS_COMPUTE_PIPELINE(batch
)) {
6209 if (GEN_GEN
>= 9 && (flags
& PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE
)) {
6210 /* Project: SKL+ / Argument: Tex Invalidate
6211 * "Requires stall bit ([20] of DW) set for all GPGPU Workloads."
6213 flags
|= PIPE_CONTROL_CS_STALL
;
6216 if (GEN_GEN
== 8 && (post_sync_flags
||
6217 (flags
& (PIPE_CONTROL_NOTIFY_ENABLE
|
6218 PIPE_CONTROL_DEPTH_STALL
|
6219 PIPE_CONTROL_RENDER_TARGET_FLUSH
|
6220 PIPE_CONTROL_DEPTH_CACHE_FLUSH
|
6221 PIPE_CONTROL_DATA_CACHE_FLUSH
)))) {
6222 /* Project: BDW / Arguments:
6224 * - LRI Post Sync Operation [23]
6225 * - Post Sync Op [15:14]
6227 * - Depth Stall [13]
6228 * - Render Target Cache Flush [12]
6229 * - Depth Cache Flush [0]
6230 * - DC Flush Enable [5]
6232 * "Requires stall bit ([20] of DW) set for all GPGPU and Media
6235 flags
|= PIPE_CONTROL_CS_STALL
;
6237 /* Also, from the PIPE_CONTROL instruction table, bit 20:
6240 * This bit must be always set when PIPE_CONTROL command is
6241 * programmed by GPGPU and MEDIA workloads, except for the cases
6242 * when only Read Only Cache Invalidation bits are set (State
6243 * Cache Invalidation Enable, Instruction cache Invalidation
6244 * Enable, Texture Cache Invalidation Enable, Constant Cache
6245 * Invalidation Enable). This is to WA FFDOP CG issue, this WA
6246 * need not implemented when FF_DOP_CG is disable via "Fixed
6247 * Function DOP Clock Gate Disable" bit in RC_PSMI_CTRL register."
6249 * It sounds like we could avoid CS stalls in some cases, but we
6250 * don't currently bother. This list isn't exactly the list above,
6256 /* "Stall" workarounds ----------------------------------------------
6257 * These have to come after the earlier ones because we may have added
6258 * some additional CS stalls above.
6261 if (GEN_GEN
< 9 && (flags
& PIPE_CONTROL_CS_STALL
)) {
6262 /* Project: PRE-SKL, VLV, CHV
6264 * "[All Stepping][All SKUs]:
6266 * One of the following must also be set:
6268 * - Render Target Cache Flush Enable ([12] of DW1)
6269 * - Depth Cache Flush Enable ([0] of DW1)
6270 * - Stall at Pixel Scoreboard ([1] of DW1)
6271 * - Depth Stall ([13] of DW1)
6272 * - Post-Sync Operation ([13] of DW1)
6273 * - DC Flush Enable ([5] of DW1)"
6275 * If we don't already have one of those bits set, we choose to add
6276 * "Stall at Pixel Scoreboard". Some of the other bits require a
6277 * CS stall as a workaround (see above), which would send us into
6278 * an infinite recursion of PIPE_CONTROLs. "Stall at Pixel Scoreboard"
6279 * appears to be safe, so we choose that.
6281 const uint32_t wa_bits
= PIPE_CONTROL_RENDER_TARGET_FLUSH
|
6282 PIPE_CONTROL_DEPTH_CACHE_FLUSH
|
6283 PIPE_CONTROL_WRITE_IMMEDIATE
|
6284 PIPE_CONTROL_WRITE_DEPTH_COUNT
|
6285 PIPE_CONTROL_WRITE_TIMESTAMP
|
6286 PIPE_CONTROL_STALL_AT_SCOREBOARD
|
6287 PIPE_CONTROL_DEPTH_STALL
|
6288 PIPE_CONTROL_DATA_CACHE_FLUSH
;
6289 if (!(flags
& wa_bits
))
6290 flags
|= PIPE_CONTROL_STALL_AT_SCOREBOARD
;
6293 /* Emit --------------------------------------------------------------- */
6295 if (INTEL_DEBUG
& DEBUG_PIPE_CONTROL
) {
6297 " PC [%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%"PRIx64
"]: %s\n",
6298 (flags
& PIPE_CONTROL_FLUSH_ENABLE
) ? "PipeCon " : "",
6299 (flags
& PIPE_CONTROL_CS_STALL
) ? "CS " : "",
6300 (flags
& PIPE_CONTROL_STALL_AT_SCOREBOARD
) ? "Scoreboard " : "",
6301 (flags
& PIPE_CONTROL_VF_CACHE_INVALIDATE
) ? "VF " : "",
6302 (flags
& PIPE_CONTROL_RENDER_TARGET_FLUSH
) ? "RT " : "",
6303 (flags
& PIPE_CONTROL_CONST_CACHE_INVALIDATE
) ? "Const " : "",
6304 (flags
& PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE
) ? "TC " : "",
6305 (flags
& PIPE_CONTROL_DATA_CACHE_FLUSH
) ? "DC " : "",
6306 (flags
& PIPE_CONTROL_DEPTH_CACHE_FLUSH
) ? "ZFlush " : "",
6307 (flags
& PIPE_CONTROL_DEPTH_STALL
) ? "ZStall " : "",
6308 (flags
& PIPE_CONTROL_STATE_CACHE_INVALIDATE
) ? "State " : "",
6309 (flags
& PIPE_CONTROL_TLB_INVALIDATE
) ? "TLB " : "",
6310 (flags
& PIPE_CONTROL_INSTRUCTION_INVALIDATE
) ? "Inst " : "",
6311 (flags
& PIPE_CONTROL_MEDIA_STATE_CLEAR
) ? "MediaClear " : "",
6312 (flags
& PIPE_CONTROL_NOTIFY_ENABLE
) ? "Notify " : "",
6313 (flags
& PIPE_CONTROL_GLOBAL_SNAPSHOT_COUNT_RESET
) ?
6315 (flags
& PIPE_CONTROL_INDIRECT_STATE_POINTERS_DISABLE
) ?
6317 (flags
& PIPE_CONTROL_WRITE_IMMEDIATE
) ? "WriteImm " : "",
6318 (flags
& PIPE_CONTROL_WRITE_DEPTH_COUNT
) ? "WriteZCount " : "",
6319 (flags
& PIPE_CONTROL_WRITE_TIMESTAMP
) ? "WriteTimestamp " : "",
6323 iris_emit_cmd(batch
, GENX(PIPE_CONTROL
), pc
) {
6324 pc
.LRIPostSyncOperation
= NoLRIOperation
;
6325 pc
.PipeControlFlushEnable
= flags
& PIPE_CONTROL_FLUSH_ENABLE
;
6326 pc
.DCFlushEnable
= flags
& PIPE_CONTROL_DATA_CACHE_FLUSH
;
6327 pc
.StoreDataIndex
= 0;
6328 pc
.CommandStreamerStallEnable
= flags
& PIPE_CONTROL_CS_STALL
;
6329 pc
.GlobalSnapshotCountReset
=
6330 flags
& PIPE_CONTROL_GLOBAL_SNAPSHOT_COUNT_RESET
;
6331 pc
.TLBInvalidate
= flags
& PIPE_CONTROL_TLB_INVALIDATE
;
6332 pc
.GenericMediaStateClear
= flags
& PIPE_CONTROL_MEDIA_STATE_CLEAR
;
6333 pc
.StallAtPixelScoreboard
= flags
& PIPE_CONTROL_STALL_AT_SCOREBOARD
;
6334 pc
.RenderTargetCacheFlushEnable
=
6335 flags
& PIPE_CONTROL_RENDER_TARGET_FLUSH
;
6336 pc
.DepthCacheFlushEnable
= flags
& PIPE_CONTROL_DEPTH_CACHE_FLUSH
;
6337 pc
.StateCacheInvalidationEnable
=
6338 flags
& PIPE_CONTROL_STATE_CACHE_INVALIDATE
;
6339 pc
.VFCacheInvalidationEnable
= flags
& PIPE_CONTROL_VF_CACHE_INVALIDATE
;
6340 pc
.ConstantCacheInvalidationEnable
=
6341 flags
& PIPE_CONTROL_CONST_CACHE_INVALIDATE
;
6342 pc
.PostSyncOperation
= flags_to_post_sync_op(flags
);
6343 pc
.DepthStallEnable
= flags
& PIPE_CONTROL_DEPTH_STALL
;
6344 pc
.InstructionCacheInvalidateEnable
=
6345 flags
& PIPE_CONTROL_INSTRUCTION_INVALIDATE
;
6346 pc
.NotifyEnable
= flags
& PIPE_CONTROL_NOTIFY_ENABLE
;
6347 pc
.IndirectStatePointersDisable
=
6348 flags
& PIPE_CONTROL_INDIRECT_STATE_POINTERS_DISABLE
;
6349 pc
.TextureCacheInvalidationEnable
=
6350 flags
& PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE
;
6351 pc
.Address
= rw_bo(bo
, offset
);
6352 pc
.ImmediateData
= imm
;
6357 genX(emit_urb_setup
)(struct iris_context
*ice
,
6358 struct iris_batch
*batch
,
6359 const unsigned size
[4],
6360 bool tess_present
, bool gs_present
)
6362 const struct gen_device_info
*devinfo
= &batch
->screen
->devinfo
;
6363 const unsigned push_size_kB
= 32;
6364 unsigned entries
[4];
6367 ice
->shaders
.last_vs_entry_size
= size
[MESA_SHADER_VERTEX
];
6369 gen_get_urb_config(devinfo
, 1024 * push_size_kB
,
6370 1024 * ice
->shaders
.urb_size
,
6371 tess_present
, gs_present
,
6372 size
, entries
, start
);
6374 for (int i
= MESA_SHADER_VERTEX
; i
<= MESA_SHADER_GEOMETRY
; i
++) {
6375 iris_emit_cmd(batch
, GENX(3DSTATE_URB_VS
), urb
) {
6376 urb
._3DCommandSubOpcode
+= i
;
6377 urb
.VSURBStartingAddress
= start
[i
];
6378 urb
.VSURBEntryAllocationSize
= size
[i
] - 1;
6379 urb
.VSNumberofURBEntries
= entries
[i
];
6386 * Preemption on Gen9 has to be enabled or disabled in various cases.
6388 * See these workarounds for preemption:
6389 * - WaDisableMidObjectPreemptionForGSLineStripAdj
6390 * - WaDisableMidObjectPreemptionForTrifanOrPolygon
6391 * - WaDisableMidObjectPreemptionForLineLoop
6394 * We don't put this in the vtable because it's only used on Gen9.
6397 gen9_toggle_preemption(struct iris_context
*ice
,
6398 struct iris_batch
*batch
,
6399 const struct pipe_draw_info
*draw
)
6401 struct iris_genx_state
*genx
= ice
->state
.genx
;
6402 bool object_preemption
= true;
6404 /* WaDisableMidObjectPreemptionForGSLineStripAdj
6406 * "WA: Disable mid-draw preemption when draw-call is a linestrip_adj
6407 * and GS is enabled."
6409 if (draw
->mode
== PIPE_PRIM_LINE_STRIP_ADJACENCY
&&
6410 ice
->shaders
.prog
[MESA_SHADER_GEOMETRY
])
6411 object_preemption
= false;
6413 /* WaDisableMidObjectPreemptionForTrifanOrPolygon
6415 * "TriFan miscompare in Execlist Preemption test. Cut index that is
6416 * on a previous context. End the previous, the resume another context
6417 * with a tri-fan or polygon, and the vertex count is corrupted. If we
6418 * prempt again we will cause corruption.
6420 * WA: Disable mid-draw preemption when draw-call has a tri-fan."
6422 if (draw
->mode
== PIPE_PRIM_TRIANGLE_FAN
)
6423 object_preemption
= false;
6425 /* WaDisableMidObjectPreemptionForLineLoop
6427 * "VF Stats Counters Missing a vertex when preemption enabled.
6429 * WA: Disable mid-draw preemption when the draw uses a lineloop
6432 if (draw
->mode
== PIPE_PRIM_LINE_LOOP
)
6433 object_preemption
= false;
6437 * "VF is corrupting GAFS data when preempted on an instance boundary
6438 * and replayed with instancing enabled.
6440 * WA: Disable preemption when using instanceing."
6442 if (draw
->instance_count
> 1)
6443 object_preemption
= false;
6445 if (genx
->object_preemption
!= object_preemption
) {
6446 iris_enable_obj_preemption(batch
, object_preemption
);
6447 genx
->object_preemption
= object_preemption
;
6453 genX(init_state
)(struct iris_context
*ice
)
6455 struct pipe_context
*ctx
= &ice
->ctx
;
6456 struct iris_screen
*screen
= (struct iris_screen
*)ctx
->screen
;
6458 ctx
->create_blend_state
= iris_create_blend_state
;
6459 ctx
->create_depth_stencil_alpha_state
= iris_create_zsa_state
;
6460 ctx
->create_rasterizer_state
= iris_create_rasterizer_state
;
6461 ctx
->create_sampler_state
= iris_create_sampler_state
;
6462 ctx
->create_sampler_view
= iris_create_sampler_view
;
6463 ctx
->create_surface
= iris_create_surface
;
6464 ctx
->create_vertex_elements_state
= iris_create_vertex_elements
;
6465 ctx
->bind_blend_state
= iris_bind_blend_state
;
6466 ctx
->bind_depth_stencil_alpha_state
= iris_bind_zsa_state
;
6467 ctx
->bind_sampler_states
= iris_bind_sampler_states
;
6468 ctx
->bind_rasterizer_state
= iris_bind_rasterizer_state
;
6469 ctx
->bind_vertex_elements_state
= iris_bind_vertex_elements_state
;
6470 ctx
->delete_blend_state
= iris_delete_state
;
6471 ctx
->delete_depth_stencil_alpha_state
= iris_delete_state
;
6472 ctx
->delete_rasterizer_state
= iris_delete_state
;
6473 ctx
->delete_sampler_state
= iris_delete_state
;
6474 ctx
->delete_vertex_elements_state
= iris_delete_state
;
6475 ctx
->set_blend_color
= iris_set_blend_color
;
6476 ctx
->set_clip_state
= iris_set_clip_state
;
6477 ctx
->set_constant_buffer
= iris_set_constant_buffer
;
6478 ctx
->set_shader_buffers
= iris_set_shader_buffers
;
6479 ctx
->set_shader_images
= iris_set_shader_images
;
6480 ctx
->set_sampler_views
= iris_set_sampler_views
;
6481 ctx
->set_tess_state
= iris_set_tess_state
;
6482 ctx
->set_framebuffer_state
= iris_set_framebuffer_state
;
6483 ctx
->set_polygon_stipple
= iris_set_polygon_stipple
;
6484 ctx
->set_sample_mask
= iris_set_sample_mask
;
6485 ctx
->set_scissor_states
= iris_set_scissor_states
;
6486 ctx
->set_stencil_ref
= iris_set_stencil_ref
;
6487 ctx
->set_vertex_buffers
= iris_set_vertex_buffers
;
6488 ctx
->set_viewport_states
= iris_set_viewport_states
;
6489 ctx
->sampler_view_destroy
= iris_sampler_view_destroy
;
6490 ctx
->surface_destroy
= iris_surface_destroy
;
6491 ctx
->draw_vbo
= iris_draw_vbo
;
6492 ctx
->launch_grid
= iris_launch_grid
;
6493 ctx
->create_stream_output_target
= iris_create_stream_output_target
;
6494 ctx
->stream_output_target_destroy
= iris_stream_output_target_destroy
;
6495 ctx
->set_stream_output_targets
= iris_set_stream_output_targets
;
6497 ice
->vtbl
.destroy_state
= iris_destroy_state
;
6498 ice
->vtbl
.init_render_context
= iris_init_render_context
;
6499 ice
->vtbl
.init_compute_context
= iris_init_compute_context
;
6500 ice
->vtbl
.upload_render_state
= iris_upload_render_state
;
6501 ice
->vtbl
.update_surface_base_address
= iris_update_surface_base_address
;
6502 ice
->vtbl
.upload_compute_state
= iris_upload_compute_state
;
6503 ice
->vtbl
.emit_raw_pipe_control
= iris_emit_raw_pipe_control
;
6504 ice
->vtbl
.rebind_buffer
= iris_rebind_buffer
;
6505 ice
->vtbl
.load_register_reg32
= iris_load_register_reg32
;
6506 ice
->vtbl
.load_register_reg64
= iris_load_register_reg64
;
6507 ice
->vtbl
.load_register_imm32
= iris_load_register_imm32
;
6508 ice
->vtbl
.load_register_imm64
= iris_load_register_imm64
;
6509 ice
->vtbl
.load_register_mem32
= iris_load_register_mem32
;
6510 ice
->vtbl
.load_register_mem64
= iris_load_register_mem64
;
6511 ice
->vtbl
.store_register_mem32
= iris_store_register_mem32
;
6512 ice
->vtbl
.store_register_mem64
= iris_store_register_mem64
;
6513 ice
->vtbl
.store_data_imm32
= iris_store_data_imm32
;
6514 ice
->vtbl
.store_data_imm64
= iris_store_data_imm64
;
6515 ice
->vtbl
.copy_mem_mem
= iris_copy_mem_mem
;
6516 ice
->vtbl
.derived_program_state_size
= iris_derived_program_state_size
;
6517 ice
->vtbl
.store_derived_program_state
= iris_store_derived_program_state
;
6518 ice
->vtbl
.create_so_decl_list
= iris_create_so_decl_list
;
6519 ice
->vtbl
.populate_vs_key
= iris_populate_vs_key
;
6520 ice
->vtbl
.populate_tcs_key
= iris_populate_tcs_key
;
6521 ice
->vtbl
.populate_tes_key
= iris_populate_tes_key
;
6522 ice
->vtbl
.populate_gs_key
= iris_populate_gs_key
;
6523 ice
->vtbl
.populate_fs_key
= iris_populate_fs_key
;
6524 ice
->vtbl
.populate_cs_key
= iris_populate_cs_key
;
6525 ice
->vtbl
.mocs
= mocs
;
6527 ice
->state
.dirty
= ~0ull;
6529 ice
->state
.statistics_counters_enabled
= true;
6531 ice
->state
.sample_mask
= 0xffff;
6532 ice
->state
.num_viewports
= 1;
6533 ice
->state
.genx
= calloc(1, sizeof(struct iris_genx_state
));
6535 /* Make a 1x1x1 null surface for unbound textures */
6536 void *null_surf_map
=
6537 upload_state(ice
->state
.surface_uploader
, &ice
->state
.unbound_tex
,
6538 4 * GENX(RENDER_SURFACE_STATE_length
), 64);
6539 isl_null_fill_state(&screen
->isl_dev
, null_surf_map
, isl_extent3d(1, 1, 1));
6540 ice
->state
.unbound_tex
.offset
+=
6541 iris_bo_offset_from_base_address(iris_resource_bo(ice
->state
.unbound_tex
.res
));
6543 /* Default all scissor rectangles to be empty regions. */
6544 for (int i
= 0; i
< IRIS_MAX_VIEWPORTS
; i
++) {
6545 ice
->state
.scissors
[i
] = (struct pipe_scissor_state
) {
6546 .minx
= 1, .maxx
= 0, .miny
= 1, .maxy
= 0,