2 * Copyright (C) 2018 Alyssa Rosenzweig <alyssa@rosenzweig.io>
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
20 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
24 #include <sys/types.h>
33 #include "main/mtypes.h"
34 #include "compiler/glsl/glsl_to_nir.h"
35 #include "mesa/state_tracker/st_glsl_types.h"
36 #include "compiler/nir_types.h"
37 #include "main/imports.h"
38 #include "compiler/nir/nir_builder.h"
39 #include "util/half_float.h"
40 #include "util/register_allocate.h"
41 #include "util/u_debug.h"
42 #include "util/u_dynarray.h"
43 #include "util/list.h"
44 #include "main/mtypes.h"
47 #include "midgard_nir.h"
48 #include "midgard_compile.h"
51 #include "disassemble.h"
53 static const struct debug_named_value debug_options
[] = {
54 {"msgs", MIDGARD_DBG_MSGS
, "Print debug messages"},
55 {"shaders", MIDGARD_DBG_SHADERS
, "Dump shaders in NIR and MIR"},
59 DEBUG_GET_ONCE_FLAGS_OPTION(midgard_debug
, "MIDGARD_MESA_DEBUG", debug_options
, 0)
61 int midgard_debug
= 0;
63 #define DBG(fmt, ...) \
64 do { if (midgard_debug & MIDGARD_DBG_MSGS) \
65 fprintf(stderr, "%s:%d: "fmt, \
66 __FUNCTION__, __LINE__, ##__VA_ARGS__); } while (0)
68 /* Instruction arguments represented as block-local SSA indices, rather than
69 * registers. Negative values mean unused. */
76 /* src1 is -not- SSA but instead a 16-bit inline constant to be smudged
77 * in. Only valid for ALU ops. */
81 /* Forward declare so midgard_branch can reference */
84 /* Target types. Defaults to TARGET_GOTO (the type corresponding directly to
85 * the hardware), hence why that must be zero. TARGET_DISCARD signals this
86 * instruction is actually a discard op. */
89 #define TARGET_BREAK 1
90 #define TARGET_CONTINUE 2
91 #define TARGET_DISCARD 3
93 typedef struct midgard_branch
{
94 /* If conditional, the condition is specified in r31.w */
97 /* For conditionals, if this is true, we branch on FALSE. If false, we branch on TRUE. */
98 bool invert_conditional
;
100 /* Branch targets: the start of a block, the start of a loop (continue), the end of a loop (break). Value is one of TARGET_ */
101 unsigned target_type
;
103 /* The actual target */
111 /* Generic in-memory data type repesenting a single logical instruction, rather
112 * than a single instruction group. This is the preferred form for code gen.
113 * Multiple midgard_insturctions will later be combined during scheduling,
114 * though this is not represented in this structure. Its format bridges
115 * the low-level binary representation with the higher level semantic meaning.
117 * Notably, it allows registers to be specified as block local SSA, for code
118 * emitted before the register allocation pass.
121 typedef struct midgard_instruction
{
122 /* Must be first for casting */
123 struct list_head link
;
125 unsigned type
; /* ALU, load/store, texture */
127 /* If the register allocator has not run yet... */
130 /* Special fields for an ALU instruction */
131 midgard_reg_info registers
;
133 /* I.e. (1 << alu_bit) */
138 uint16_t inline_constant
;
139 bool has_blend_constant
;
143 bool prepacked_branch
;
146 midgard_load_store_word load_store
;
147 midgard_vector_alu alu
;
148 midgard_texture_word texture
;
149 midgard_branch_extended branch_extended
;
152 /* General branch, rather than packed br_compact. Higher level
153 * than the other components */
154 midgard_branch branch
;
156 } midgard_instruction
;
158 typedef struct midgard_block
{
159 /* Link to next block. Must be first for mir_get_block */
160 struct list_head link
;
162 /* List of midgard_instructions emitted for the current block */
163 struct list_head instructions
;
167 /* List of midgard_bundles emitted (after the scheduler has run) */
168 struct util_dynarray bundles
;
170 /* Number of quadwords _actually_ emitted, as determined after scheduling */
171 unsigned quadword_count
;
173 struct midgard_block
*next_fallthrough
;
176 /* Helpers to generate midgard_instruction's using macro magic, since every
177 * driver seems to do it that way */
179 #define EMIT(op, ...) emit_mir_instruction(ctx, v_##op(__VA_ARGS__));
180 #define SWIZZLE_XYZW SWIZZLE(COMPONENT_X, COMPONENT_Y, COMPONENT_Z, COMPONENT_W)
182 #define M_LOAD_STORE(name, rname, uname) \
183 static midgard_instruction m_##name(unsigned ssa, unsigned address) { \
184 midgard_instruction i = { \
185 .type = TAG_LOAD_STORE_4, \
192 .op = midgard_op_##name, \
194 .swizzle = SWIZZLE_XYZW, \
202 #define M_LOAD(name) M_LOAD_STORE(name, dest, src0)
203 #define M_STORE(name) M_LOAD_STORE(name, src0, dest)
205 const midgard_vector_alu_src blank_alu_src
= {
206 .swizzle
= SWIZZLE(COMPONENT_X
, COMPONENT_Y
, COMPONENT_Z
, COMPONENT_W
),
209 const midgard_vector_alu_src blank_alu_src_xxxx
= {
210 .swizzle
= SWIZZLE(COMPONENT_X
, COMPONENT_X
, COMPONENT_X
, COMPONENT_X
),
213 const midgard_scalar_alu_src blank_scalar_alu_src
= {
217 /* Used for encoding the unused source of 1-op instructions */
218 const midgard_vector_alu_src zero_alu_src
= { 0 };
220 /* Coerce structs to integer */
223 vector_alu_srco_unsigned(midgard_vector_alu_src src
)
226 memcpy(&u
, &src
, sizeof(src
));
230 /* Inputs a NIR ALU source, with modifiers attached if necessary, and outputs
231 * the corresponding Midgard source */
233 static midgard_vector_alu_src
234 vector_alu_modifiers(nir_alu_src
*src
)
236 if (!src
) return blank_alu_src
;
238 midgard_vector_alu_src alu_src
= {
240 .negate
= src
->negate
,
243 .half
= 0, /* TODO */
244 .swizzle
= SWIZZLE_FROM_ARRAY(src
->swizzle
)
250 /* 'Intrinsic' move for misc aliasing uses independent of actual NIR ALU code */
252 static midgard_instruction
253 v_fmov(unsigned src
, midgard_vector_alu_src mod
, unsigned dest
)
255 midgard_instruction ins
= {
258 .src0
= SSA_UNUSED_1
,
263 .op
= midgard_alu_op_fmov
,
264 .reg_mode
= midgard_reg_mode_full
,
265 .dest_override
= midgard_dest_override_none
,
267 .src1
= vector_alu_srco_unsigned(zero_alu_src
),
268 .src2
= vector_alu_srco_unsigned(mod
)
275 /* load/store instructions have both 32-bit and 16-bit variants, depending on
276 * whether we are using vectors composed of highp or mediump. At the moment, we
277 * don't support half-floats -- this requires changes in other parts of the
278 * compiler -- therefore the 16-bit versions are commented out. */
280 //M_LOAD(load_attr_16);
281 M_LOAD(load_attr_32
);
282 //M_LOAD(load_vary_16);
283 M_LOAD(load_vary_32
);
284 //M_LOAD(load_uniform_16);
285 M_LOAD(load_uniform_32
);
286 M_LOAD(load_color_buffer_8
);
287 //M_STORE(store_vary_16);
288 M_STORE(store_vary_32
);
289 M_STORE(store_cubemap_coords
);
291 static midgard_instruction
292 v_alu_br_compact_cond(midgard_jmp_writeout_op op
, unsigned tag
, signed offset
, unsigned cond
)
294 midgard_branch_cond branch
= {
302 memcpy(&compact
, &branch
, sizeof(branch
));
304 midgard_instruction ins
= {
306 .unit
= ALU_ENAB_BR_COMPACT
,
307 .prepacked_branch
= true,
308 .compact_branch
= true,
309 .br_compact
= compact
312 if (op
== midgard_jmp_writeout_op_writeout
)
318 static midgard_instruction
319 v_branch(bool conditional
, bool invert
)
321 midgard_instruction ins
= {
323 .unit
= ALU_ENAB_BRANCH
,
324 .compact_branch
= true,
326 .conditional
= conditional
,
327 .invert_conditional
= invert
334 static midgard_branch_extended
335 midgard_create_branch_extended( midgard_condition cond
,
336 midgard_jmp_writeout_op op
,
338 signed quadword_offset
)
340 /* For unclear reasons, the condition code is repeated 8 times */
341 uint16_t duplicated_cond
=
351 midgard_branch_extended branch
= {
353 .dest_tag
= dest_tag
,
354 .offset
= quadword_offset
,
355 .cond
= duplicated_cond
361 typedef struct midgard_bundle
{
362 /* Tag for the overall bundle */
365 /* Instructions contained by the bundle */
366 int instruction_count
;
367 midgard_instruction instructions
[5];
369 /* Bundle-wide ALU configuration */
372 bool has_embedded_constants
;
374 bool has_blend_constant
;
376 uint16_t register_words
[8];
377 int register_words_count
;
379 uint64_t body_words
[8];
381 int body_words_count
;
384 typedef struct compiler_context
{
386 gl_shader_stage stage
;
388 /* Is internally a blend shader? Depends on stage == FRAGMENT */
391 /* Tracking for blend constant patching */
392 int blend_constant_number
;
393 int blend_constant_offset
;
395 /* Current NIR function */
398 /* Unordered list of midgard_blocks */
400 struct list_head blocks
;
402 midgard_block
*initial_block
;
403 midgard_block
*previous_source_block
;
404 midgard_block
*final_block
;
406 /* List of midgard_instructions emitted for the current block */
407 midgard_block
*current_block
;
409 /* The index corresponding to the current loop, e.g. for breaks/contineus */
412 /* Constants which have been loaded, for later inlining */
413 struct hash_table_u64
*ssa_constants
;
415 /* SSA indices to be outputted to corresponding varying offset */
416 struct hash_table_u64
*ssa_varyings
;
418 /* SSA values / registers which have been aliased. Naively, these
419 * demand a fmov output; instead, we alias them in a later pass to
420 * avoid the wasted op.
422 * A note on encoding: to avoid dynamic memory management here, rather
423 * than ampping to a pointer, we map to the source index; the key
424 * itself is just the destination index. */
426 struct hash_table_u64
*ssa_to_alias
;
427 struct set
*leftover_ssa_to_alias
;
429 /* Actual SSA-to-register for RA */
430 struct hash_table_u64
*ssa_to_register
;
432 /* Mapping of hashes computed from NIR indices to the sequential temp indices ultimately used in MIR */
433 struct hash_table_u64
*hash_to_temp
;
437 /* Just the count of the max register used. Higher count => higher
438 * register pressure */
441 /* Used for cont/last hinting. Increase when a tex op is added.
442 * Decrease when a tex op is removed. */
443 int texture_op_count
;
445 /* Mapping of texture register -> SSA index for unaliasing */
446 int texture_index
[2];
448 /* If any path hits a discard instruction */
451 /* The number of uniforms allowable for the fast path */
454 /* Count of instructions emitted from NIR overall, across all blocks */
455 int instruction_count
;
457 /* Alpha ref value passed in */
460 /* The index corresponding to the fragment output */
461 unsigned fragment_output
;
463 /* The mapping of sysvals to uniforms, the count, and the off-by-one inverse */
464 unsigned sysvals
[MAX_SYSVAL_COUNT
];
465 unsigned sysval_count
;
466 struct hash_table_u64
*sysval_to_id
;
469 /* Append instruction to end of current block */
471 static midgard_instruction
*
472 mir_upload_ins(struct midgard_instruction ins
)
474 midgard_instruction
*heap
= malloc(sizeof(ins
));
475 memcpy(heap
, &ins
, sizeof(ins
));
480 emit_mir_instruction(struct compiler_context
*ctx
, struct midgard_instruction ins
)
482 list_addtail(&(mir_upload_ins(ins
))->link
, &ctx
->current_block
->instructions
);
486 mir_insert_instruction_before(struct midgard_instruction
*tag
, struct midgard_instruction ins
)
488 list_addtail(&(mir_upload_ins(ins
))->link
, &tag
->link
);
492 mir_remove_instruction(struct midgard_instruction
*ins
)
494 list_del(&ins
->link
);
497 static midgard_instruction
*
498 mir_prev_op(struct midgard_instruction
*ins
)
500 return list_last_entry(&(ins
->link
), midgard_instruction
, link
);
503 static midgard_instruction
*
504 mir_next_op(struct midgard_instruction
*ins
)
506 return list_first_entry(&(ins
->link
), midgard_instruction
, link
);
509 static midgard_block
*
510 mir_next_block(struct midgard_block
*blk
)
512 return list_first_entry(&(blk
->link
), midgard_block
, link
);
516 #define mir_foreach_block(ctx, v) list_for_each_entry(struct midgard_block, v, &ctx->blocks, link)
517 #define mir_foreach_block_from(ctx, from, v) list_for_each_entry_from(struct midgard_block, v, from, &ctx->blocks, link)
519 #define mir_foreach_instr(ctx, v) list_for_each_entry(struct midgard_instruction, v, &ctx->current_block->instructions, link)
520 #define mir_foreach_instr_safe(ctx, v) list_for_each_entry_safe(struct midgard_instruction, v, &ctx->current_block->instructions, link)
521 #define mir_foreach_instr_in_block(block, v) list_for_each_entry(struct midgard_instruction, v, &block->instructions, link)
522 #define mir_foreach_instr_in_block_safe(block, v) list_for_each_entry_safe(struct midgard_instruction, v, &block->instructions, link)
523 #define mir_foreach_instr_in_block_safe_rev(block, v) list_for_each_entry_safe_rev(struct midgard_instruction, v, &block->instructions, link)
524 #define mir_foreach_instr_in_block_from(block, v, from) list_for_each_entry_from(struct midgard_instruction, v, from, &block->instructions, link)
527 static midgard_instruction
*
528 mir_last_in_block(struct midgard_block
*block
)
530 return list_last_entry(&block
->instructions
, struct midgard_instruction
, link
);
533 static midgard_block
*
534 mir_get_block(compiler_context
*ctx
, int idx
)
536 struct list_head
*lst
= &ctx
->blocks
;
541 return (struct midgard_block
*) lst
;
544 /* Pretty printer for internal Midgard IR */
547 print_mir_source(int source
)
549 if (source
>= SSA_FIXED_MINIMUM
) {
550 /* Specific register */
551 int reg
= SSA_REG_FROM_FIXED(source
);
553 /* TODO: Moving threshold */
554 if (reg
> 16 && reg
< 24)
555 printf("u%d", 23 - reg
);
559 printf("%d", source
);
564 print_mir_instruction(midgard_instruction
*ins
)
570 midgard_alu_op op
= ins
->alu
.op
;
571 const char *name
= alu_opcode_names
[op
];
574 printf("%d.", ins
->unit
);
576 printf("%s", name
? name
: "??");
580 case TAG_LOAD_STORE_4
: {
581 midgard_load_store_op op
= ins
->load_store
.op
;
582 const char *name
= load_store_opcode_names
[op
];
589 case TAG_TEXTURE_4
: {
598 ssa_args
*args
= &ins
->ssa_args
;
600 printf(" %d, ", args
->dest
);
602 print_mir_source(args
->src0
);
605 if (args
->inline_constant
)
606 printf("#%d", ins
->inline_constant
);
608 print_mir_source(args
->src1
);
610 if (ins
->has_constants
)
611 printf(" <%f, %f, %f, %f>", ins
->constants
[0], ins
->constants
[1], ins
->constants
[2], ins
->constants
[3]);
617 print_mir_block(midgard_block
*block
)
621 mir_foreach_instr_in_block(block
, ins
) {
622 print_mir_instruction(ins
);
631 attach_constants(compiler_context
*ctx
, midgard_instruction
*ins
, void *constants
, int name
)
633 ins
->has_constants
= true;
634 memcpy(&ins
->constants
, constants
, 16);
636 /* If this is the special blend constant, mark this instruction */
638 if (ctx
->is_blend
&& ctx
->blend_constant_number
== name
)
639 ins
->has_blend_constant
= true;
643 glsl_type_size(const struct glsl_type
*type
)
645 return glsl_count_attribute_slots(type
, false);
649 uniform_type_size(const struct glsl_type
*type
)
651 return st_glsl_storage_type_size(type
, false);
654 /* Lower fdot2 to a vector multiplication followed by channel addition */
656 midgard_nir_lower_fdot2_body(nir_builder
*b
, nir_alu_instr
*alu
)
658 if (alu
->op
!= nir_op_fdot2
)
661 b
->cursor
= nir_before_instr(&alu
->instr
);
663 nir_ssa_def
*src0
= nir_ssa_for_alu_src(b
, alu
, 0);
664 nir_ssa_def
*src1
= nir_ssa_for_alu_src(b
, alu
, 1);
666 nir_ssa_def
*product
= nir_fmul(b
, src0
, src1
);
668 nir_ssa_def
*sum
= nir_fadd(b
,
669 nir_channel(b
, product
, 0),
670 nir_channel(b
, product
, 1));
672 /* Replace the fdot2 with this sum */
673 nir_ssa_def_rewrite_uses(&alu
->dest
.dest
.ssa
, nir_src_for_ssa(sum
));
677 midgard_nir_sysval_for_intrinsic(nir_intrinsic_instr
*instr
)
679 switch (instr
->intrinsic
) {
680 case nir_intrinsic_load_viewport_scale
:
681 return PAN_SYSVAL_VIEWPORT_SCALE
;
682 case nir_intrinsic_load_viewport_offset
:
683 return PAN_SYSVAL_VIEWPORT_OFFSET
;
690 midgard_nir_assign_sysval_body(compiler_context
*ctx
, nir_instr
*instr
)
694 if (instr
->type
== nir_instr_type_intrinsic
) {
695 nir_intrinsic_instr
*intr
= nir_instr_as_intrinsic(instr
);
696 sysval
= midgard_nir_sysval_for_intrinsic(intr
);
702 /* We have a sysval load; check if it's already been assigned */
704 if (_mesa_hash_table_u64_search(ctx
->sysval_to_id
, sysval
))
707 /* It hasn't -- so assign it now! */
709 unsigned id
= ctx
->sysval_count
++;
710 _mesa_hash_table_u64_insert(ctx
->sysval_to_id
, sysval
, (void *) ((uintptr_t) id
+ 1));
711 ctx
->sysvals
[id
] = sysval
;
715 midgard_nir_assign_sysvals(compiler_context
*ctx
, nir_shader
*shader
)
717 ctx
->sysval_count
= 0;
719 nir_foreach_function(function
, shader
) {
720 if (!function
->impl
) continue;
722 nir_foreach_block(block
, function
->impl
) {
723 nir_foreach_instr_safe(instr
, block
) {
724 midgard_nir_assign_sysval_body(ctx
, instr
);
731 midgard_nir_lower_fdot2(nir_shader
*shader
)
733 bool progress
= false;
735 nir_foreach_function(function
, shader
) {
736 if (!function
->impl
) continue;
739 nir_builder
*b
= &_b
;
740 nir_builder_init(b
, function
->impl
);
742 nir_foreach_block(block
, function
->impl
) {
743 nir_foreach_instr_safe(instr
, block
) {
744 if (instr
->type
!= nir_instr_type_alu
) continue;
746 nir_alu_instr
*alu
= nir_instr_as_alu(instr
);
747 midgard_nir_lower_fdot2_body(b
, alu
);
753 nir_metadata_preserve(function
->impl
, nir_metadata_block_index
| nir_metadata_dominance
);
761 optimise_nir(nir_shader
*nir
)
765 NIR_PASS(progress
, nir
, nir_lower_regs_to_ssa
);
766 NIR_PASS(progress
, nir
, midgard_nir_lower_fdot2
);
768 nir_lower_tex_options lower_tex_options
= {
772 NIR_PASS(progress
, nir
, nir_lower_tex
, &lower_tex_options
);
777 NIR_PASS(progress
, nir
, midgard_nir_lower_algebraic
);
778 NIR_PASS(progress
, nir
, nir_lower_var_copies
);
779 NIR_PASS(progress
, nir
, nir_lower_vars_to_ssa
);
781 NIR_PASS(progress
, nir
, nir_copy_prop
);
782 NIR_PASS(progress
, nir
, nir_opt_dce
);
783 NIR_PASS(progress
, nir
, nir_opt_dead_cf
);
784 NIR_PASS(progress
, nir
, nir_opt_cse
);
785 NIR_PASS(progress
, nir
, nir_opt_peephole_select
, 64, false, true);
786 NIR_PASS(progress
, nir
, nir_opt_algebraic
);
787 NIR_PASS(progress
, nir
, nir_opt_constant_folding
);
788 NIR_PASS(progress
, nir
, nir_opt_undef
);
789 NIR_PASS(progress
, nir
, nir_opt_loop_unroll
,
792 nir_var_function_temp
);
794 /* TODO: Enable vectorize when merged upstream */
795 // NIR_PASS(progress, nir, nir_opt_vectorize);
798 /* Must be run at the end to prevent creation of fsin/fcos ops */
799 NIR_PASS(progress
, nir
, midgard_nir_scale_trig
);
804 NIR_PASS(progress
, nir
, nir_opt_dce
);
805 NIR_PASS(progress
, nir
, nir_opt_algebraic
);
806 NIR_PASS(progress
, nir
, nir_opt_constant_folding
);
807 NIR_PASS(progress
, nir
, nir_copy_prop
);
810 NIR_PASS(progress
, nir
, nir_opt_algebraic_late
);
811 NIR_PASS(progress
, nir
, midgard_nir_lower_algebraic_late
);
813 /* Lower mods for float ops only. Integer ops don't support modifiers
814 * (saturate doesn't make sense on integers, neg/abs require dedicated
817 NIR_PASS(progress
, nir
, nir_lower_to_source_mods
, nir_lower_float_source_mods
);
818 NIR_PASS(progress
, nir
, nir_copy_prop
);
819 NIR_PASS(progress
, nir
, nir_opt_dce
);
821 /* We implement booleans as 32-bit 0/~0 */
822 NIR_PASS(progress
, nir
, nir_lower_bool_to_int32
);
824 /* Take us out of SSA */
825 NIR_PASS(progress
, nir
, nir_lower_locals_to_regs
);
826 NIR_PASS(progress
, nir
, nir_convert_from_ssa
, true);
828 /* We are a vector architecture; write combine where possible */
829 NIR_PASS(progress
, nir
, nir_move_vec_src_uses_to_dest
);
830 NIR_PASS(progress
, nir
, nir_lower_vec_to_movs
);
832 NIR_PASS(progress
, nir
, nir_opt_dce
);
835 /* Front-half of aliasing the SSA slots, merely by inserting the flag in the
836 * appropriate hash table. Intentional off-by-one to avoid confusing NULL with
837 * r0. See the comments in compiler_context */
840 alias_ssa(compiler_context
*ctx
, int dest
, int src
)
842 _mesa_hash_table_u64_insert(ctx
->ssa_to_alias
, dest
+ 1, (void *) ((uintptr_t) src
+ 1));
843 _mesa_set_add(ctx
->leftover_ssa_to_alias
, (void *) (uintptr_t) (dest
+ 1));
846 /* ...or undo it, after which the original index will be used (dummy move should be emitted alongside this) */
849 unalias_ssa(compiler_context
*ctx
, int dest
)
851 _mesa_hash_table_u64_remove(ctx
->ssa_to_alias
, dest
+ 1);
852 /* TODO: Remove from leftover or no? */
856 midgard_pin_output(compiler_context
*ctx
, int index
, int reg
)
858 _mesa_hash_table_u64_insert(ctx
->ssa_to_register
, index
+ 1, (void *) ((uintptr_t) reg
+ 1));
862 midgard_is_pinned(compiler_context
*ctx
, int index
)
864 return _mesa_hash_table_u64_search(ctx
->ssa_to_register
, index
+ 1) != NULL
;
867 /* Do not actually emit a load; instead, cache the constant for inlining */
870 emit_load_const(compiler_context
*ctx
, nir_load_const_instr
*instr
)
872 nir_ssa_def def
= instr
->def
;
874 float *v
= ralloc_array(NULL
, float, 4);
875 memcpy(v
, &instr
->value
.f32
, 4 * sizeof(float));
876 _mesa_hash_table_u64_insert(ctx
->ssa_constants
, def
.index
+ 1, v
);
879 /* Duplicate bits to convert sane 4-bit writemask to obscure 8-bit format (or
883 expand_writemask(unsigned mask
)
887 for (int i
= 0; i
< 4; ++i
)
895 squeeze_writemask(unsigned mask
)
899 for (int i
= 0; i
< 4; ++i
)
900 if (mask
& (3 << (2 * i
)))
907 /* Determines effective writemask, taking quirks and expansion into account */
909 effective_writemask(midgard_vector_alu
*alu
)
911 /* Channel count is off-by-one to fit in two-bits (0 channel makes no
914 unsigned channel_count
= GET_CHANNEL_COUNT(alu_opcode_props
[alu
->op
]);
916 /* If there is a fixed channel count, construct the appropriate mask */
919 return (1 << channel_count
) - 1;
921 /* Otherwise, just squeeze the existing mask */
922 return squeeze_writemask(alu
->mask
);
926 find_or_allocate_temp(compiler_context
*ctx
, unsigned hash
)
928 if ((hash
< 0) || (hash
>= SSA_FIXED_MINIMUM
))
931 unsigned temp
= (uintptr_t) _mesa_hash_table_u64_search(ctx
->hash_to_temp
, hash
+ 1);
936 /* If no temp is find, allocate one */
937 temp
= ctx
->temp_count
++;
938 ctx
->max_hash
= MAX2(ctx
->max_hash
, hash
);
940 _mesa_hash_table_u64_insert(ctx
->hash_to_temp
, hash
+ 1, (void *) ((uintptr_t) temp
+ 1));
946 nir_src_index(compiler_context
*ctx
, nir_src
*src
)
949 return src
->ssa
->index
;
951 return ctx
->func
->impl
->ssa_alloc
+ src
->reg
.reg
->index
;
955 nir_dest_index(compiler_context
*ctx
, nir_dest
*dst
)
958 return dst
->ssa
.index
;
960 return ctx
->func
->impl
->ssa_alloc
+ dst
->reg
.reg
->index
;
964 nir_alu_src_index(compiler_context
*ctx
, nir_alu_src
*src
)
966 return nir_src_index(ctx
, &src
->src
);
969 /* Midgard puts conditionals in r31.w; move an arbitrary source (the output of
970 * a conditional test) into that register */
973 emit_condition(compiler_context
*ctx
, nir_src
*src
, bool for_branch
)
975 /* XXX: Force component correct */
976 int condition
= nir_src_index(ctx
, src
);
978 /* There is no boolean move instruction. Instead, we simulate a move by
979 * ANDing the condition with itself to get it into r31.w */
981 midgard_instruction ins
= {
983 .unit
= for_branch
? UNIT_SMUL
: UNIT_SADD
, /* TODO: DEDUCE THIS */
987 .dest
= SSA_FIXED_REGISTER(31),
990 .op
= midgard_alu_op_iand
,
991 .reg_mode
= midgard_reg_mode_full
,
992 .dest_override
= midgard_dest_override_none
,
993 .mask
= (0x3 << 6), /* w */
994 .src1
= vector_alu_srco_unsigned(blank_alu_src_xxxx
),
995 .src2
= vector_alu_srco_unsigned(blank_alu_src_xxxx
)
999 emit_mir_instruction(ctx
, ins
);
1002 #define ALU_CASE(nir, _op) \
1003 case nir_op_##nir: \
1004 op = midgard_alu_op_##_op; \
1008 emit_alu(compiler_context
*ctx
, nir_alu_instr
*instr
)
1010 bool is_ssa
= instr
->dest
.dest
.is_ssa
;
1012 unsigned dest
= nir_dest_index(ctx
, &instr
->dest
.dest
);
1013 unsigned nr_components
= is_ssa
? instr
->dest
.dest
.ssa
.num_components
: instr
->dest
.dest
.reg
.reg
->num_components
;
1014 unsigned nr_inputs
= nir_op_infos
[instr
->op
].num_inputs
;
1016 /* Most Midgard ALU ops have a 1:1 correspondance to NIR ops; these are
1017 * supported. A few do not and are commented for now. Also, there are a
1018 * number of NIR ops which Midgard does not support and need to be
1019 * lowered, also TODO. This switch block emits the opcode and calling
1020 * convention of the Midgard instruction; actual packing is done in
1025 switch (instr
->op
) {
1026 ALU_CASE(fadd
, fadd
);
1027 ALU_CASE(fmul
, fmul
);
1028 ALU_CASE(fmin
, fmin
);
1029 ALU_CASE(fmax
, fmax
);
1030 ALU_CASE(imin
, imin
);
1031 ALU_CASE(imax
, imax
);
1032 ALU_CASE(fmov
, fmov
);
1033 ALU_CASE(ffloor
, ffloor
);
1034 ALU_CASE(fround_even
, froundeven
);
1035 ALU_CASE(ftrunc
, ftrunc
);
1036 ALU_CASE(fceil
, fceil
);
1037 ALU_CASE(fdot3
, fdot3
);
1038 ALU_CASE(fdot4
, fdot4
);
1039 ALU_CASE(iadd
, iadd
);
1040 ALU_CASE(isub
, isub
);
1041 ALU_CASE(imul
, imul
);
1042 ALU_CASE(iabs
, iabs
);
1044 /* XXX: Use fmov, not imov, since imov was causing major
1045 * issues with texture precision? XXX research */
1046 ALU_CASE(imov
, fmov
);
1048 ALU_CASE(feq32
, feq
);
1049 ALU_CASE(fne32
, fne
);
1050 ALU_CASE(flt32
, flt
);
1051 ALU_CASE(ieq32
, ieq
);
1052 ALU_CASE(ine32
, ine
);
1053 ALU_CASE(ilt32
, ilt
);
1054 ALU_CASE(ult32
, ult
);
1056 /* We don't have a native b2f32 instruction. Instead, like many
1057 * GPUs, we exploit booleans as 0/~0 for false/true, and
1058 * correspondingly AND
1059 * by 1.0 to do the type conversion. For the moment, prime us
1062 * iand [whatever], #0
1064 * At the end of emit_alu (as MIR), we'll fix-up the constant
1067 ALU_CASE(b2f32
, iand
);
1068 ALU_CASE(b2i32
, iand
);
1070 /* Likewise, we don't have a dedicated f2b32 instruction, but
1071 * we can do a "not equal to 0.0" test. */
1073 ALU_CASE(f2b32
, fne
);
1074 ALU_CASE(i2b32
, ine
);
1076 ALU_CASE(frcp
, frcp
);
1077 ALU_CASE(frsq
, frsqrt
);
1078 ALU_CASE(fsqrt
, fsqrt
);
1079 ALU_CASE(fexp2
, fexp2
);
1080 ALU_CASE(flog2
, flog2
);
1082 ALU_CASE(f2i32
, f2i
);
1083 ALU_CASE(f2u32
, f2u
);
1084 ALU_CASE(i2f32
, i2f
);
1085 ALU_CASE(u2f32
, u2f
);
1087 ALU_CASE(fsin
, fsin
);
1088 ALU_CASE(fcos
, fcos
);
1090 ALU_CASE(iand
, iand
);
1092 ALU_CASE(ixor
, ixor
);
1093 ALU_CASE(inot
, inot
);
1094 ALU_CASE(ishl
, ishl
);
1095 ALU_CASE(ishr
, iasr
);
1096 ALU_CASE(ushr
, ilsr
);
1098 ALU_CASE(b32all_fequal2
, fball_eq
);
1099 ALU_CASE(b32all_fequal3
, fball_eq
);
1100 ALU_CASE(b32all_fequal4
, fball_eq
);
1102 ALU_CASE(b32any_fnequal2
, fbany_neq
);
1103 ALU_CASE(b32any_fnequal3
, fbany_neq
);
1104 ALU_CASE(b32any_fnequal4
, fbany_neq
);
1106 ALU_CASE(b32all_iequal2
, iball_eq
);
1107 ALU_CASE(b32all_iequal3
, iball_eq
);
1108 ALU_CASE(b32all_iequal4
, iball_eq
);
1110 ALU_CASE(b32any_inequal2
, ibany_neq
);
1111 ALU_CASE(b32any_inequal3
, ibany_neq
);
1112 ALU_CASE(b32any_inequal4
, ibany_neq
);
1114 /* For greater-or-equal, we lower to less-or-equal and flip the
1120 case nir_op_uge32
: {
1122 instr
->op
== nir_op_fge
? midgard_alu_op_fle
:
1123 instr
->op
== nir_op_fge32
? midgard_alu_op_fle
:
1124 instr
->op
== nir_op_ige32
? midgard_alu_op_ile
:
1125 instr
->op
== nir_op_uge32
? midgard_alu_op_ule
:
1128 /* Swap via temporary */
1129 nir_alu_src temp
= instr
->src
[1];
1130 instr
->src
[1] = instr
->src
[0];
1131 instr
->src
[0] = temp
;
1136 case nir_op_b32csel
: {
1137 op
= midgard_alu_op_fcsel
;
1139 /* csel works as a two-arg in Midgard, since the condition is hardcoded in r31.w */
1142 emit_condition(ctx
, &instr
->src
[0].src
, false);
1144 /* The condition is the first argument; move the other
1145 * arguments up one to be a binary instruction for
1148 memmove(instr
->src
, instr
->src
+ 1, 2 * sizeof(nir_alu_src
));
1153 DBG("Unhandled ALU op %s\n", nir_op_infos
[instr
->op
].name
);
1158 /* Fetch unit, quirks, etc information */
1159 unsigned opcode_props
= alu_opcode_props
[op
];
1160 bool quirk_flipped_r24
= opcode_props
& QUIRK_FLIPPED_R24
;
1162 /* Initialise fields common between scalar/vector instructions */
1163 midgard_outmod outmod
= instr
->dest
.saturate
? midgard_outmod_sat
: midgard_outmod_none
;
1165 /* src0 will always exist afaik, but src1 will not for 1-argument
1166 * instructions. The latter can only be fetched if the instruction
1167 * needs it, or else we may segfault. */
1169 unsigned src0
= nir_alu_src_index(ctx
, &instr
->src
[0]);
1170 unsigned src1
= nr_inputs
== 2 ? nir_alu_src_index(ctx
, &instr
->src
[1]) : SSA_UNUSED_0
;
1172 /* Rather than use the instruction generation helpers, we do it
1173 * ourselves here to avoid the mess */
1175 midgard_instruction ins
= {
1178 .src0
= quirk_flipped_r24
? SSA_UNUSED_1
: src0
,
1179 .src1
= quirk_flipped_r24
? src0
: src1
,
1184 nir_alu_src
*nirmods
[2] = { NULL
};
1186 if (nr_inputs
== 2) {
1187 nirmods
[0] = &instr
->src
[0];
1188 nirmods
[1] = &instr
->src
[1];
1189 } else if (nr_inputs
== 1) {
1190 nirmods
[quirk_flipped_r24
] = &instr
->src
[0];
1195 midgard_vector_alu alu
= {
1197 .reg_mode
= midgard_reg_mode_full
,
1198 .dest_override
= midgard_dest_override_none
,
1201 /* Writemask only valid for non-SSA NIR */
1202 .mask
= expand_writemask((1 << nr_components
) - 1),
1204 .src1
= vector_alu_srco_unsigned(vector_alu_modifiers(nirmods
[0])),
1205 .src2
= vector_alu_srco_unsigned(vector_alu_modifiers(nirmods
[1])),
1208 /* Apply writemask if non-SSA, keeping in mind that we can't write to components that don't exist */
1211 alu
.mask
&= expand_writemask(instr
->dest
.write_mask
);
1215 /* Late fixup for emulated instructions */
1217 if (instr
->op
== nir_op_b2f32
|| instr
->op
== nir_op_b2i32
) {
1218 /* Presently, our second argument is an inline #0 constant.
1219 * Switch over to an embedded 1.0 constant (that can't fit
1220 * inline, since we're 32-bit, not 16-bit like the inline
1223 ins
.ssa_args
.inline_constant
= false;
1224 ins
.ssa_args
.src1
= SSA_FIXED_REGISTER(REGISTER_CONSTANT
);
1225 ins
.has_constants
= true;
1227 if (instr
->op
== nir_op_b2f32
) {
1228 ins
.constants
[0] = 1.0f
;
1230 /* Type pun it into place */
1232 memcpy(&ins
.constants
[0], &one
, sizeof(uint32_t));
1235 ins
.alu
.src2
= vector_alu_srco_unsigned(blank_alu_src_xxxx
);
1236 } else if (instr
->op
== nir_op_f2b32
|| instr
->op
== nir_op_i2b32
) {
1237 ins
.ssa_args
.inline_constant
= false;
1238 ins
.ssa_args
.src1
= SSA_FIXED_REGISTER(REGISTER_CONSTANT
);
1239 ins
.has_constants
= true;
1240 ins
.constants
[0] = 0.0f
;
1241 ins
.alu
.src2
= vector_alu_srco_unsigned(blank_alu_src_xxxx
);
1244 if ((opcode_props
& UNITS_ALL
) == UNIT_VLUT
) {
1245 /* To avoid duplicating the lookup tables (probably), true LUT
1246 * instructions can only operate as if they were scalars. Lower
1247 * them here by changing the component. */
1249 uint8_t original_swizzle
[4];
1250 memcpy(original_swizzle
, nirmods
[0]->swizzle
, sizeof(nirmods
[0]->swizzle
));
1252 for (int i
= 0; i
< nr_components
; ++i
) {
1253 ins
.alu
.mask
= (0x3) << (2 * i
); /* Mask the associated component */
1255 for (int j
= 0; j
< 4; ++j
)
1256 nirmods
[0]->swizzle
[j
] = original_swizzle
[i
]; /* Pull from the correct component */
1258 ins
.alu
.src1
= vector_alu_srco_unsigned(vector_alu_modifiers(nirmods
[0]));
1259 emit_mir_instruction(ctx
, ins
);
1262 emit_mir_instruction(ctx
, ins
);
1269 emit_uniform_read(compiler_context
*ctx
, unsigned dest
, unsigned offset
)
1271 /* TODO: half-floats */
1273 if (offset
< ctx
->uniform_cutoff
) {
1274 /* Fast path: For the first 16 uniform,
1275 * accesses are 0-cycle, since they're
1276 * just a register fetch in the usual
1277 * case. So, we alias the registers
1278 * while we're still in SSA-space */
1280 int reg_slot
= 23 - offset
;
1281 alias_ssa(ctx
, dest
, SSA_FIXED_REGISTER(reg_slot
));
1283 /* Otherwise, read from the 'special'
1284 * UBO to access higher-indexed
1285 * uniforms, at a performance cost */
1287 midgard_instruction ins
= m_load_uniform_32(dest
, offset
);
1289 /* TODO: Don't split */
1290 ins
.load_store
.varying_parameters
= (offset
& 7) << 7;
1291 ins
.load_store
.address
= offset
>> 3;
1293 ins
.load_store
.unknown
= 0x1E00; /* xxx: what is this? */
1294 emit_mir_instruction(ctx
, ins
);
1299 emit_sysval_read(compiler_context
*ctx
, nir_intrinsic_instr
*instr
)
1301 /* First, pull out the destination */
1302 unsigned dest
= nir_dest_index(ctx
, &instr
->dest
);
1304 /* Now, figure out which uniform this is */
1305 int sysval
= midgard_nir_sysval_for_intrinsic(instr
);
1306 void *val
= _mesa_hash_table_u64_search(ctx
->sysval_to_id
, sysval
);
1308 /* Sysvals are prefix uniforms */
1309 unsigned uniform
= ((uintptr_t) val
) - 1;
1311 emit_uniform_read(ctx
, dest
, uniform
);
1315 emit_intrinsic(compiler_context
*ctx
, nir_intrinsic_instr
*instr
)
1317 nir_const_value
*const_offset
;
1318 unsigned offset
, reg
;
1320 switch (instr
->intrinsic
) {
1321 case nir_intrinsic_discard_if
:
1322 emit_condition(ctx
, &instr
->src
[0], true);
1326 case nir_intrinsic_discard
: {
1327 bool conditional
= instr
->intrinsic
== nir_intrinsic_discard_if
;
1328 struct midgard_instruction discard
= v_branch(conditional
, false);
1329 discard
.branch
.target_type
= TARGET_DISCARD
;
1330 emit_mir_instruction(ctx
, discard
);
1332 ctx
->can_discard
= true;
1336 case nir_intrinsic_load_uniform
:
1337 case nir_intrinsic_load_input
:
1338 const_offset
= nir_src_as_const_value(instr
->src
[0]);
1339 assert (const_offset
&& "no indirect inputs");
1341 offset
= nir_intrinsic_base(instr
) + const_offset
->u32
[0];
1343 reg
= nir_dest_index(ctx
, &instr
->dest
);
1345 if (instr
->intrinsic
== nir_intrinsic_load_uniform
&& !ctx
->is_blend
) {
1346 emit_uniform_read(ctx
, reg
, ctx
->sysval_count
+ offset
);
1347 } else if (ctx
->stage
== MESA_SHADER_FRAGMENT
&& !ctx
->is_blend
) {
1348 /* XXX: Half-floats? */
1349 /* TODO: swizzle, mask */
1351 midgard_instruction ins
= m_load_vary_32(reg
, offset
);
1353 midgard_varying_parameter p
= {
1355 .interpolation
= midgard_interp_default
,
1356 .flat
= /*var->data.interpolation == INTERP_MODE_FLAT*/ 0
1360 memcpy(&u
, &p
, sizeof(p
));
1361 ins
.load_store
.varying_parameters
= u
;
1363 ins
.load_store
.unknown
= 0x1e9e; /* xxx: what is this? */
1364 emit_mir_instruction(ctx
, ins
);
1365 } else if (ctx
->is_blend
&& instr
->intrinsic
== nir_intrinsic_load_uniform
) {
1366 /* Constant encoded as a pinned constant */
1368 midgard_instruction ins
= v_fmov(SSA_FIXED_REGISTER(REGISTER_CONSTANT
), blank_alu_src
, reg
);
1369 ins
.has_constants
= true;
1370 ins
.has_blend_constant
= true;
1371 emit_mir_instruction(ctx
, ins
);
1372 } else if (ctx
->is_blend
) {
1373 /* For blend shaders, a load might be
1374 * translated various ways depending on what
1375 * we're loading. Figure out how this is used */
1377 nir_variable
*out
= NULL
;
1379 nir_foreach_variable(var
, &ctx
->nir
->inputs
) {
1380 int drvloc
= var
->data
.driver_location
;
1382 if (nir_intrinsic_base(instr
) == drvloc
) {
1390 if (out
->data
.location
== VARYING_SLOT_COL0
) {
1391 /* Source color preloaded to r0 */
1393 midgard_pin_output(ctx
, reg
, 0);
1394 } else if (out
->data
.location
== VARYING_SLOT_COL1
) {
1395 /* Destination color must be read from framebuffer */
1397 midgard_instruction ins
= m_load_color_buffer_8(reg
, 0);
1398 ins
.load_store
.swizzle
= 0; /* xxxx */
1400 /* Read each component sequentially */
1402 for (int c
= 0; c
< 4; ++c
) {
1403 ins
.load_store
.mask
= (1 << c
);
1404 ins
.load_store
.unknown
= c
;
1405 emit_mir_instruction(ctx
, ins
);
1408 /* vadd.u2f hr2, abs(hr2), #0 */
1410 midgard_vector_alu_src alu_src
= blank_alu_src
;
1412 alu_src
.half
= true;
1414 midgard_instruction u2f
= {
1418 .src1
= SSA_UNUSED_0
,
1420 .inline_constant
= true
1423 .op
= midgard_alu_op_u2f
,
1424 .reg_mode
= midgard_reg_mode_half
,
1425 .dest_override
= midgard_dest_override_none
,
1427 .src1
= vector_alu_srco_unsigned(alu_src
),
1428 .src2
= vector_alu_srco_unsigned(blank_alu_src
),
1432 emit_mir_instruction(ctx
, u2f
);
1434 /* vmul.fmul.sat r1, hr2, #0.00392151 */
1436 alu_src
.abs
= false;
1438 midgard_instruction fmul
= {
1440 .inline_constant
= _mesa_float_to_half(1.0 / 255.0),
1444 .src1
= SSA_UNUSED_0
,
1445 .inline_constant
= true
1448 .op
= midgard_alu_op_fmul
,
1449 .reg_mode
= midgard_reg_mode_full
,
1450 .dest_override
= midgard_dest_override_none
,
1451 .outmod
= midgard_outmod_sat
,
1453 .src1
= vector_alu_srco_unsigned(alu_src
),
1454 .src2
= vector_alu_srco_unsigned(blank_alu_src
),
1458 emit_mir_instruction(ctx
, fmul
);
1460 DBG("Unknown input in blend shader\n");
1463 } else if (ctx
->stage
== MESA_SHADER_VERTEX
) {
1464 midgard_instruction ins
= m_load_attr_32(reg
, offset
);
1465 ins
.load_store
.unknown
= 0x1E1E; /* XXX: What is this? */
1466 ins
.load_store
.mask
= (1 << instr
->num_components
) - 1;
1467 emit_mir_instruction(ctx
, ins
);
1469 DBG("Unknown load\n");
1475 case nir_intrinsic_store_output
:
1476 const_offset
= nir_src_as_const_value(instr
->src
[1]);
1477 assert(const_offset
&& "no indirect outputs");
1479 offset
= nir_intrinsic_base(instr
) + const_offset
->u32
[0];
1481 reg
= nir_src_index(ctx
, &instr
->src
[0]);
1483 if (ctx
->stage
== MESA_SHADER_FRAGMENT
) {
1484 /* gl_FragColor is not emitted with load/store
1485 * instructions. Instead, it gets plonked into
1486 * r0 at the end of the shader and we do the
1487 * framebuffer writeout dance. TODO: Defer
1490 midgard_pin_output(ctx
, reg
, 0);
1492 /* Save the index we're writing to for later reference
1493 * in the epilogue */
1495 ctx
->fragment_output
= reg
;
1496 } else if (ctx
->stage
== MESA_SHADER_VERTEX
) {
1497 /* Varyings are written into one of two special
1498 * varying register, r26 or r27. The register itself is selected as the register
1499 * in the st_vary instruction, minus the base of 26. E.g. write into r27 and then call st_vary(1)
1501 * Normally emitting fmov's is frowned upon,
1502 * but due to unique constraints of
1503 * REGISTER_VARYING, fmov emission + a
1504 * dedicated cleanup pass is the only way to
1505 * guarantee correctness when considering some
1506 * (common) edge cases XXX: FIXME */
1508 /* If this varying corresponds to a constant (why?!),
1509 * emit that now since it won't get picked up by
1510 * hoisting (since there is no corresponding move
1511 * emitted otherwise) */
1513 void *constant_value
= _mesa_hash_table_u64_search(ctx
->ssa_constants
, reg
+ 1);
1515 if (constant_value
) {
1516 /* Special case: emit the varying write
1517 * directly to r26 (looks funny in asm but it's
1518 * fine) and emit the store _now_. Possibly
1519 * slightly slower, but this is a really stupid
1520 * special case anyway (why on earth would you
1521 * have a constant varying? Your own fault for
1522 * slightly worse perf :P) */
1524 midgard_instruction ins
= v_fmov(SSA_FIXED_REGISTER(REGISTER_CONSTANT
), blank_alu_src
, SSA_FIXED_REGISTER(26));
1525 attach_constants(ctx
, &ins
, constant_value
, reg
+ 1);
1526 emit_mir_instruction(ctx
, ins
);
1528 midgard_instruction st
= m_store_vary_32(SSA_FIXED_REGISTER(0), offset
);
1529 st
.load_store
.unknown
= 0x1E9E; /* XXX: What is this? */
1530 emit_mir_instruction(ctx
, st
);
1532 /* Do not emit the varying yet -- instead, just mark down that we need to later */
1534 _mesa_hash_table_u64_insert(ctx
->ssa_varyings
, reg
+ 1, (void *) ((uintptr_t) (offset
+ 1)));
1537 DBG("Unknown store\n");
1543 case nir_intrinsic_load_alpha_ref_float
:
1544 assert(instr
->dest
.is_ssa
);
1546 float ref_value
= ctx
->alpha_ref
;
1548 float *v
= ralloc_array(NULL
, float, 4);
1549 memcpy(v
, &ref_value
, sizeof(float));
1550 _mesa_hash_table_u64_insert(ctx
->ssa_constants
, instr
->dest
.ssa
.index
+ 1, v
);
1553 case nir_intrinsic_load_viewport_scale
:
1554 case nir_intrinsic_load_viewport_offset
:
1555 emit_sysval_read(ctx
, instr
);
1559 printf ("Unhandled intrinsic\n");
1566 midgard_tex_format(enum glsl_sampler_dim dim
)
1569 case GLSL_SAMPLER_DIM_2D
:
1570 case GLSL_SAMPLER_DIM_EXTERNAL
:
1573 case GLSL_SAMPLER_DIM_3D
:
1576 case GLSL_SAMPLER_DIM_CUBE
:
1577 return TEXTURE_CUBE
;
1580 DBG("Unknown sampler dim type\n");
1587 emit_tex(compiler_context
*ctx
, nir_tex_instr
*instr
)
1590 //assert (!instr->sampler);
1591 //assert (!instr->texture_array_size);
1592 assert (instr
->op
== nir_texop_tex
);
1594 /* Allocate registers via a round robin scheme to alternate between the two registers */
1595 int reg
= ctx
->texture_op_count
& 1;
1596 int in_reg
= reg
, out_reg
= reg
;
1598 /* Make room for the reg */
1600 if (ctx
->texture_index
[reg
] > -1)
1601 unalias_ssa(ctx
, ctx
->texture_index
[reg
]);
1603 int texture_index
= instr
->texture_index
;
1604 int sampler_index
= texture_index
;
1606 for (unsigned i
= 0; i
< instr
->num_srcs
; ++i
) {
1607 switch (instr
->src
[i
].src_type
) {
1608 case nir_tex_src_coord
: {
1609 int index
= nir_src_index(ctx
, &instr
->src
[i
].src
);
1611 midgard_vector_alu_src alu_src
= blank_alu_src
;
1613 int reg
= SSA_FIXED_REGISTER(REGISTER_TEXTURE_BASE
+ in_reg
);
1615 if (instr
->sampler_dim
== GLSL_SAMPLER_DIM_CUBE
) {
1616 /* For cubemaps, we need to load coords into
1617 * special r27, and then use a special ld/st op
1618 * to copy into the texture register */
1620 alu_src
.swizzle
= SWIZZLE(COMPONENT_X
, COMPONENT_Y
, COMPONENT_Z
, COMPONENT_X
);
1622 midgard_instruction move
= v_fmov(index
, alu_src
, SSA_FIXED_REGISTER(27));
1623 emit_mir_instruction(ctx
, move
);
1625 midgard_instruction st
= m_store_cubemap_coords(reg
, 0);
1626 st
.load_store
.unknown
= 0x24; /* XXX: What is this? */
1627 st
.load_store
.mask
= 0x3; /* xy? */
1628 st
.load_store
.swizzle
= alu_src
.swizzle
;
1629 emit_mir_instruction(ctx
, st
);
1632 alu_src
.swizzle
= SWIZZLE(COMPONENT_X
, COMPONENT_Y
, COMPONENT_X
, COMPONENT_X
);
1634 midgard_instruction ins
= v_fmov(index
, alu_src
, reg
);
1635 emit_mir_instruction(ctx
, ins
);
1638 //midgard_pin_output(ctx, index, REGISTER_TEXTURE_BASE + in_reg);
1644 DBG("Unknown source type\n");
1651 /* No helper to build texture words -- we do it all here */
1652 midgard_instruction ins
= {
1653 .type
= TAG_TEXTURE_4
,
1655 .op
= TEXTURE_OP_NORMAL
,
1656 .format
= midgard_tex_format(instr
->sampler_dim
),
1657 .texture_handle
= texture_index
,
1658 .sampler_handle
= sampler_index
,
1660 /* TODO: Don't force xyzw */
1661 .swizzle
= SWIZZLE(COMPONENT_X
, COMPONENT_Y
, COMPONENT_Z
, COMPONENT_W
),
1673 /* Assume we can continue; hint it out later */
1678 /* Set registers to read and write from the same place */
1679 ins
.texture
.in_reg_select
= in_reg
;
1680 ins
.texture
.out_reg_select
= out_reg
;
1682 /* TODO: Dynamic swizzle input selection, half-swizzles? */
1683 if (instr
->sampler_dim
== GLSL_SAMPLER_DIM_3D
) {
1684 ins
.texture
.in_reg_swizzle_right
= COMPONENT_X
;
1685 ins
.texture
.in_reg_swizzle_left
= COMPONENT_Y
;
1686 //ins.texture.in_reg_swizzle_third = COMPONENT_Z;
1688 ins
.texture
.in_reg_swizzle_left
= COMPONENT_X
;
1689 ins
.texture
.in_reg_swizzle_right
= COMPONENT_Y
;
1690 //ins.texture.in_reg_swizzle_third = COMPONENT_X;
1693 emit_mir_instruction(ctx
, ins
);
1695 /* Simultaneously alias the destination and emit a move for it. The move will be eliminated if possible */
1697 int o_reg
= REGISTER_TEXTURE_BASE
+ out_reg
, o_index
= nir_dest_index(ctx
, &instr
->dest
);
1698 alias_ssa(ctx
, o_index
, SSA_FIXED_REGISTER(o_reg
));
1699 ctx
->texture_index
[reg
] = o_index
;
1701 midgard_instruction ins2
= v_fmov(SSA_FIXED_REGISTER(o_reg
), blank_alu_src
, o_index
);
1702 emit_mir_instruction(ctx
, ins2
);
1704 /* Used for .cont and .last hinting */
1705 ctx
->texture_op_count
++;
1709 emit_jump(compiler_context
*ctx
, nir_jump_instr
*instr
)
1711 switch (instr
->type
) {
1712 case nir_jump_break
: {
1713 /* Emit a branch out of the loop */
1714 struct midgard_instruction br
= v_branch(false, false);
1715 br
.branch
.target_type
= TARGET_BREAK
;
1716 br
.branch
.target_break
= ctx
->current_loop
;
1717 emit_mir_instruction(ctx
, br
);
1724 DBG("Unknown jump type %d\n", instr
->type
);
1730 emit_instr(compiler_context
*ctx
, struct nir_instr
*instr
)
1732 switch (instr
->type
) {
1733 case nir_instr_type_load_const
:
1734 emit_load_const(ctx
, nir_instr_as_load_const(instr
));
1737 case nir_instr_type_intrinsic
:
1738 emit_intrinsic(ctx
, nir_instr_as_intrinsic(instr
));
1741 case nir_instr_type_alu
:
1742 emit_alu(ctx
, nir_instr_as_alu(instr
));
1745 case nir_instr_type_tex
:
1746 emit_tex(ctx
, nir_instr_as_tex(instr
));
1749 case nir_instr_type_jump
:
1750 emit_jump(ctx
, nir_instr_as_jump(instr
));
1753 case nir_instr_type_ssa_undef
:
1758 DBG("Unhandled instruction type\n");
1763 /* Determine the actual hardware from the index based on the RA results or special values */
1766 dealias_register(compiler_context
*ctx
, struct ra_graph
*g
, int reg
, int maxreg
)
1768 if (reg
>= SSA_FIXED_MINIMUM
)
1769 return SSA_REG_FROM_FIXED(reg
);
1772 assert(reg
< maxreg
);
1773 int r
= ra_get_node_reg(g
, reg
);
1774 ctx
->work_registers
= MAX2(ctx
->work_registers
, r
);
1779 /* fmov style unused */
1781 return REGISTER_UNUSED
;
1783 /* lut style unused */
1785 return REGISTER_UNUSED
;
1788 DBG("Unknown SSA register alias %d\n", reg
);
1795 midgard_ra_select_callback(struct ra_graph
*g
, BITSET_WORD
*regs
, void *data
)
1797 /* Choose the first available register to minimise reported register pressure */
1799 for (int i
= 0; i
< 16; ++i
) {
1800 if (BITSET_TEST(regs
, i
)) {
1810 midgard_is_live_in_instr(midgard_instruction
*ins
, int src
)
1812 if (ins
->ssa_args
.src0
== src
) return true;
1813 if (ins
->ssa_args
.src1
== src
) return true;
1819 is_live_after(compiler_context
*ctx
, midgard_block
*block
, midgard_instruction
*start
, int src
)
1821 /* Check the rest of the block for liveness */
1822 mir_foreach_instr_in_block_from(block
, ins
, mir_next_op(start
)) {
1823 if (midgard_is_live_in_instr(ins
, src
))
1827 /* Check the rest of the blocks for liveness */
1828 mir_foreach_block_from(ctx
, mir_next_block(block
), b
) {
1829 mir_foreach_instr_in_block(b
, ins
) {
1830 if (midgard_is_live_in_instr(ins
, src
))
1835 /* TODO: How does control flow interact in complex shaders? */
1841 allocate_registers(compiler_context
*ctx
)
1843 /* First, initialize the RA */
1844 struct ra_regs
*regs
= ra_alloc_reg_set(NULL
, 32, true);
1846 /* Create a primary (general purpose) class, as well as special purpose
1847 * pipeline register classes */
1849 int primary_class
= ra_alloc_reg_class(regs
);
1850 int varying_class
= ra_alloc_reg_class(regs
);
1852 /* Add the full set of work registers */
1853 int work_count
= 16 - MAX2((ctx
->uniform_cutoff
- 8), 0);
1854 for (int i
= 0; i
< work_count
; ++i
)
1855 ra_class_add_reg(regs
, primary_class
, i
);
1857 /* Add special registers */
1858 ra_class_add_reg(regs
, varying_class
, REGISTER_VARYING_BASE
);
1859 ra_class_add_reg(regs
, varying_class
, REGISTER_VARYING_BASE
+ 1);
1861 /* We're done setting up */
1862 ra_set_finalize(regs
, NULL
);
1864 /* Transform the MIR into squeezed index form */
1865 mir_foreach_block(ctx
, block
) {
1866 mir_foreach_instr_in_block(block
, ins
) {
1867 if (ins
->compact_branch
) continue;
1869 ins
->ssa_args
.src0
= find_or_allocate_temp(ctx
, ins
->ssa_args
.src0
);
1870 ins
->ssa_args
.src1
= find_or_allocate_temp(ctx
, ins
->ssa_args
.src1
);
1871 ins
->ssa_args
.dest
= find_or_allocate_temp(ctx
, ins
->ssa_args
.dest
);
1873 if (midgard_debug
& MIDGARD_DBG_SHADERS
)
1874 print_mir_block(block
);
1877 /* Let's actually do register allocation */
1878 int nodes
= ctx
->temp_count
;
1879 struct ra_graph
*g
= ra_alloc_interference_graph(regs
, nodes
);
1881 /* Set everything to the work register class, unless it has somewhere
1884 mir_foreach_block(ctx
, block
) {
1885 mir_foreach_instr_in_block(block
, ins
) {
1886 if (ins
->compact_branch
) continue;
1888 if (ins
->ssa_args
.dest
< 0) continue;
1890 if (ins
->ssa_args
.dest
>= SSA_FIXED_MINIMUM
) continue;
1892 int class = primary_class
;
1894 ra_set_node_class(g
, ins
->ssa_args
.dest
, class);
1898 for (int index
= 0; index
<= ctx
->max_hash
; ++index
) {
1899 unsigned temp
= (uintptr_t) _mesa_hash_table_u64_search(ctx
->ssa_to_register
, index
+ 1);
1902 unsigned reg
= temp
- 1;
1903 int t
= find_or_allocate_temp(ctx
, index
);
1904 ra_set_node_reg(g
, t
, reg
);
1908 /* Determine liveness */
1910 int *live_start
= malloc(nodes
* sizeof(int));
1911 int *live_end
= malloc(nodes
* sizeof(int));
1913 /* Initialize as non-existent */
1915 for (int i
= 0; i
< nodes
; ++i
) {
1916 live_start
[i
] = live_end
[i
] = -1;
1921 mir_foreach_block(ctx
, block
) {
1922 mir_foreach_instr_in_block(block
, ins
) {
1923 if (ins
->compact_branch
) continue;
1925 if (ins
->ssa_args
.dest
< SSA_FIXED_MINIMUM
) {
1926 /* If this destination is not yet live, it is now since we just wrote it */
1928 int dest
= ins
->ssa_args
.dest
;
1930 if (live_start
[dest
] == -1)
1931 live_start
[dest
] = d
;
1934 /* Since we just used a source, the source might be
1935 * dead now. Scan the rest of the block for
1936 * invocations, and if there are none, the source dies
1939 int sources
[2] = { ins
->ssa_args
.src0
, ins
->ssa_args
.src1
};
1941 for (int src
= 0; src
< 2; ++src
) {
1942 int s
= sources
[src
];
1944 if (s
< 0) continue;
1946 if (s
>= SSA_FIXED_MINIMUM
) continue;
1948 if (!is_live_after(ctx
, block
, ins
, s
)) {
1957 /* If a node still hasn't been killed, kill it now */
1959 for (int i
= 0; i
< nodes
; ++i
) {
1960 /* live_start == -1 most likely indicates a pinned output */
1962 if (live_end
[i
] == -1)
1966 /* Setup interference between nodes that are live at the same time */
1968 for (int i
= 0; i
< nodes
; ++i
) {
1969 for (int j
= i
+ 1; j
< nodes
; ++j
) {
1970 if (!(live_start
[i
] >= live_end
[j
] || live_start
[j
] >= live_end
[i
]))
1971 ra_add_node_interference(g
, i
, j
);
1975 ra_set_select_reg_callback(g
, midgard_ra_select_callback
, NULL
);
1977 if (!ra_allocate(g
)) {
1978 DBG("Error allocating registers\n");
1986 mir_foreach_block(ctx
, block
) {
1987 mir_foreach_instr_in_block(block
, ins
) {
1988 if (ins
->compact_branch
) continue;
1990 ssa_args args
= ins
->ssa_args
;
1992 switch (ins
->type
) {
1994 ins
->registers
.src1_reg
= dealias_register(ctx
, g
, args
.src0
, nodes
);
1996 ins
->registers
.src2_imm
= args
.inline_constant
;
1998 if (args
.inline_constant
) {
1999 /* Encode inline 16-bit constant as a vector by default */
2001 ins
->registers
.src2_reg
= ins
->inline_constant
>> 11;
2003 int lower_11
= ins
->inline_constant
& ((1 << 12) - 1);
2005 uint16_t imm
= ((lower_11
>> 8) & 0x7) | ((lower_11
& 0xFF) << 3);
2006 ins
->alu
.src2
= imm
<< 2;
2008 ins
->registers
.src2_reg
= dealias_register(ctx
, g
, args
.src1
, nodes
);
2011 ins
->registers
.out_reg
= dealias_register(ctx
, g
, args
.dest
, nodes
);
2015 case TAG_LOAD_STORE_4
: {
2016 if (OP_IS_STORE_VARY(ins
->load_store
.op
)) {
2017 /* TODO: use ssa_args for store_vary */
2018 ins
->load_store
.reg
= 0;
2020 bool has_dest
= args
.dest
>= 0;
2021 int ssa_arg
= has_dest
? args
.dest
: args
.src0
;
2023 ins
->load_store
.reg
= dealias_register(ctx
, g
, ssa_arg
, nodes
);
2036 /* Midgard IR only knows vector ALU types, but we sometimes need to actually
2037 * use scalar ALU instructions, for functional or performance reasons. To do
2038 * this, we just demote vector ALU payloads to scalar. */
2041 component_from_mask(unsigned mask
)
2043 for (int c
= 0; c
< 4; ++c
) {
2044 if (mask
& (3 << (2 * c
)))
2053 is_single_component_mask(unsigned mask
)
2057 for (int c
= 0; c
< 4; ++c
)
2058 if (mask
& (3 << (2 * c
)))
2061 return components
== 1;
2064 /* Create a mask of accessed components from a swizzle to figure out vector
2068 swizzle_to_access_mask(unsigned swizzle
)
2070 unsigned component_mask
= 0;
2072 for (int i
= 0; i
< 4; ++i
) {
2073 unsigned c
= (swizzle
>> (2 * i
)) & 3;
2074 component_mask
|= (1 << c
);
2077 return component_mask
;
2081 vector_to_scalar_source(unsigned u
)
2083 midgard_vector_alu_src v
;
2084 memcpy(&v
, &u
, sizeof(v
));
2086 midgard_scalar_alu_src s
= {
2090 .component
= (v
.swizzle
& 3) << 1
2094 memcpy(&o
, &s
, sizeof(s
));
2096 return o
& ((1 << 6) - 1);
2099 static midgard_scalar_alu
2100 vector_to_scalar_alu(midgard_vector_alu v
, midgard_instruction
*ins
)
2102 /* The output component is from the mask */
2103 midgard_scalar_alu s
= {
2105 .src1
= vector_to_scalar_source(v
.src1
),
2106 .src2
= vector_to_scalar_source(v
.src2
),
2109 .output_full
= 1, /* TODO: Half */
2110 .output_component
= component_from_mask(v
.mask
) << 1,
2113 /* Inline constant is passed along rather than trying to extract it
2116 if (ins
->ssa_args
.inline_constant
) {
2118 int lower_11
= ins
->inline_constant
& ((1 << 12) - 1);
2119 imm
|= (lower_11
>> 9) & 3;
2120 imm
|= (lower_11
>> 6) & 4;
2121 imm
|= (lower_11
>> 2) & 0x38;
2122 imm
|= (lower_11
& 63) << 6;
2130 /* Midgard prefetches instruction types, so during emission we need to
2131 * lookahead too. Unless this is the last instruction, in which we return 1. Or
2132 * if this is the second to last and the last is an ALU, then it's also 1... */
2134 #define IS_ALU(tag) (tag == TAG_ALU_4 || tag == TAG_ALU_8 || \
2135 tag == TAG_ALU_12 || tag == TAG_ALU_16)
2137 #define EMIT_AND_COUNT(type, val) util_dynarray_append(emission, type, val); \
2138 bytes_emitted += sizeof(type)
2141 emit_binary_vector_instruction(midgard_instruction
*ains
,
2142 uint16_t *register_words
, int *register_words_count
,
2143 uint64_t *body_words
, size_t *body_size
, int *body_words_count
,
2144 size_t *bytes_emitted
)
2146 memcpy(®ister_words
[(*register_words_count
)++], &ains
->registers
, sizeof(ains
->registers
));
2147 *bytes_emitted
+= sizeof(midgard_reg_info
);
2149 body_size
[*body_words_count
] = sizeof(midgard_vector_alu
);
2150 memcpy(&body_words
[(*body_words_count
)++], &ains
->alu
, sizeof(ains
->alu
));
2151 *bytes_emitted
+= sizeof(midgard_vector_alu
);
2154 /* Checks for an SSA data hazard between two adjacent instructions, keeping in
2155 * mind that we are a vector architecture and we can write to different
2156 * components simultaneously */
2159 can_run_concurrent_ssa(midgard_instruction
*first
, midgard_instruction
*second
)
2161 /* Each instruction reads some registers and writes to a register. See
2162 * where the first writes */
2164 /* Figure out where exactly we wrote to */
2165 int source
= first
->ssa_args
.dest
;
2166 int source_mask
= first
->type
== TAG_ALU_4
? squeeze_writemask(first
->alu
.mask
) : 0xF;
2168 /* As long as the second doesn't read from the first, we're okay */
2169 if (second
->ssa_args
.src0
== source
) {
2170 if (first
->type
== TAG_ALU_4
) {
2171 /* Figure out which components we just read from */
2173 int q
= second
->alu
.src1
;
2174 midgard_vector_alu_src
*m
= (midgard_vector_alu_src
*) &q
;
2176 /* Check if there are components in common, and fail if so */
2177 if (swizzle_to_access_mask(m
->swizzle
) & source_mask
)
2184 if (second
->ssa_args
.src1
== source
)
2187 /* Otherwise, it's safe in that regard. Another data hazard is both
2188 * writing to the same place, of course */
2190 if (second
->ssa_args
.dest
== source
) {
2191 /* ...but only if the components overlap */
2192 int dest_mask
= second
->type
== TAG_ALU_4
? squeeze_writemask(second
->alu
.mask
) : 0xF;
2194 if (dest_mask
& source_mask
)
2204 midgard_instruction
**segment
, unsigned segment_size
,
2205 midgard_instruction
*ains
)
2207 for (int s
= 0; s
< segment_size
; ++s
)
2208 if (!can_run_concurrent_ssa(segment
[s
], ains
))
2216 /* Schedules, but does not emit, a single basic block. After scheduling, the
2217 * final tag and size of the block are known, which are necessary for branching
2220 static midgard_bundle
2221 schedule_bundle(compiler_context
*ctx
, midgard_block
*block
, midgard_instruction
*ins
, int *skip
)
2223 int instructions_emitted
= 0, instructions_consumed
= -1;
2224 midgard_bundle bundle
= { 0 };
2226 uint8_t tag
= ins
->type
;
2228 /* Default to the instruction's tag */
2231 switch (ins
->type
) {
2233 uint32_t control
= 0;
2234 size_t bytes_emitted
= sizeof(control
);
2236 /* TODO: Constant combining */
2237 int index
= 0, last_unit
= 0;
2239 /* Previous instructions, for the purpose of parallelism */
2240 midgard_instruction
*segment
[4] = {0};
2241 int segment_size
= 0;
2243 instructions_emitted
= -1;
2244 midgard_instruction
*pins
= ins
;
2247 midgard_instruction
*ains
= pins
;
2249 /* Advance instruction pointer */
2251 ains
= mir_next_op(pins
);
2255 /* Out-of-work condition */
2256 if ((struct list_head
*) ains
== &block
->instructions
)
2259 /* Ensure that the chain can continue */
2260 if (ains
->type
!= TAG_ALU_4
) break;
2262 /* According to the presentation "The ARM
2263 * Mali-T880 Mobile GPU" from HotChips 27,
2264 * there are two pipeline stages. Branching
2265 * position determined experimentally. Lines
2266 * are executed in parallel:
2269 * [ VADD ] [ SMUL ] [ LUT ] [ BRANCH ]
2271 * Verify that there are no ordering dependencies here.
2273 * TODO: Allow for parallelism!!!
2276 /* Pick a unit for it if it doesn't force a particular unit */
2278 int unit
= ains
->unit
;
2281 int op
= ains
->alu
.op
;
2282 int units
= alu_opcode_props
[op
];
2284 /* TODO: Promotion of scalars to vectors */
2285 int vector
= ((!is_single_component_mask(ains
->alu
.mask
)) || ((units
& UNITS_SCALAR
) == 0)) && (units
& UNITS_ANY_VECTOR
);
2288 assert(units
& UNITS_SCALAR
);
2291 if (last_unit
>= UNIT_VADD
) {
2292 if (units
& UNIT_VLUT
)
2297 if ((units
& UNIT_VMUL
) && !(control
& UNIT_VMUL
))
2299 else if ((units
& UNIT_VADD
) && !(control
& UNIT_VADD
))
2301 else if (units
& UNIT_VLUT
)
2307 if (last_unit
>= UNIT_VADD
) {
2308 if ((units
& UNIT_SMUL
) && !(control
& UNIT_SMUL
))
2310 else if (units
& UNIT_VLUT
)
2315 if ((units
& UNIT_SADD
) && !(control
& UNIT_SADD
) && !midgard_has_hazard(segment
, segment_size
, ains
))
2317 else if (units
& UNIT_SMUL
)
2318 unit
= ((units
& UNIT_VMUL
) && !(control
& UNIT_VMUL
)) ? UNIT_VMUL
: UNIT_SMUL
;
2319 else if ((units
& UNIT_VADD
) && !(control
& UNIT_VADD
))
2326 assert(unit
& units
);
2329 /* Late unit check, this time for encoding (not parallelism) */
2330 if (unit
<= last_unit
) break;
2332 /* Clear the segment */
2333 if (last_unit
< UNIT_VADD
&& unit
>= UNIT_VADD
)
2336 if (midgard_has_hazard(segment
, segment_size
, ains
))
2339 /* We're good to go -- emit the instruction */
2342 segment
[segment_size
++] = ains
;
2344 /* Only one set of embedded constants per
2345 * bundle possible; if we have more, we must
2346 * break the chain early, unfortunately */
2348 if (ains
->has_constants
) {
2349 if (bundle
.has_embedded_constants
) {
2350 /* ...but if there are already
2351 * constants but these are the
2352 * *same* constants, we let it
2355 if (memcmp(bundle
.constants
, ains
->constants
, sizeof(bundle
.constants
)))
2358 bundle
.has_embedded_constants
= true;
2359 memcpy(bundle
.constants
, ains
->constants
, sizeof(bundle
.constants
));
2361 /* If this is a blend shader special constant, track it for patching */
2362 if (ains
->has_blend_constant
)
2363 bundle
.has_blend_constant
= true;
2367 if (ains
->unit
& UNITS_ANY_VECTOR
) {
2368 emit_binary_vector_instruction(ains
, bundle
.register_words
,
2369 &bundle
.register_words_count
, bundle
.body_words
,
2370 bundle
.body_size
, &bundle
.body_words_count
, &bytes_emitted
);
2371 } else if (ains
->compact_branch
) {
2372 /* All of r0 has to be written out
2373 * along with the branch writeout.
2376 if (ains
->writeout
) {
2378 midgard_instruction ins
= v_fmov(0, blank_alu_src
, SSA_FIXED_REGISTER(0));
2379 ins
.unit
= UNIT_VMUL
;
2381 control
|= ins
.unit
;
2383 emit_binary_vector_instruction(&ins
, bundle
.register_words
,
2384 &bundle
.register_words_count
, bundle
.body_words
,
2385 bundle
.body_size
, &bundle
.body_words_count
, &bytes_emitted
);
2387 /* Analyse the group to see if r0 is written in full, on-time, without hanging dependencies*/
2388 bool written_late
= false;
2389 bool components
[4] = { 0 };
2390 uint16_t register_dep_mask
= 0;
2391 uint16_t written_mask
= 0;
2393 midgard_instruction
*qins
= ins
;
2394 for (int t
= 0; t
< index
; ++t
) {
2395 if (qins
->registers
.out_reg
!= 0) {
2396 /* Mark down writes */
2398 written_mask
|= (1 << qins
->registers
.out_reg
);
2400 /* Mark down the register dependencies for errata check */
2402 if (qins
->registers
.src1_reg
< 16)
2403 register_dep_mask
|= (1 << qins
->registers
.src1_reg
);
2405 if (qins
->registers
.src2_reg
< 16)
2406 register_dep_mask
|= (1 << qins
->registers
.src2_reg
);
2408 int mask
= qins
->alu
.mask
;
2410 for (int c
= 0; c
< 4; ++c
)
2411 if (mask
& (0x3 << (2 * c
)))
2412 components
[c
] = true;
2414 /* ..but if the writeout is too late, we have to break up anyway... for some reason */
2416 if (qins
->unit
== UNIT_VLUT
)
2417 written_late
= true;
2420 /* Advance instruction pointer */
2421 qins
= mir_next_op(qins
);
2425 /* ERRATA (?): In a bundle ending in a fragment writeout, the register dependencies of r0 cannot be written within this bundle (discovered in -bshading:shading=phong) */
2426 if (register_dep_mask
& written_mask
) {
2427 DBG("ERRATA WORKAROUND: Breakup for writeout dependency masks %X vs %X (common %X)\n", register_dep_mask
, written_mask
, register_dep_mask
& written_mask
);
2434 /* If even a single component is not written, break it up (conservative check). */
2435 bool breakup
= false;
2437 for (int c
= 0; c
< 4; ++c
)
2444 /* Otherwise, we're free to proceed */
2448 if (ains
->unit
== ALU_ENAB_BRANCH
) {
2449 bundle
.body_size
[bundle
.body_words_count
] = sizeof(midgard_branch_extended
);
2450 memcpy(&bundle
.body_words
[bundle
.body_words_count
++], &ains
->branch_extended
, sizeof(midgard_branch_extended
));
2451 bytes_emitted
+= sizeof(midgard_branch_extended
);
2453 bundle
.body_size
[bundle
.body_words_count
] = sizeof(ains
->br_compact
);
2454 memcpy(&bundle
.body_words
[bundle
.body_words_count
++], &ains
->br_compact
, sizeof(ains
->br_compact
));
2455 bytes_emitted
+= sizeof(ains
->br_compact
);
2458 memcpy(&bundle
.register_words
[bundle
.register_words_count
++], &ains
->registers
, sizeof(ains
->registers
));
2459 bytes_emitted
+= sizeof(midgard_reg_info
);
2461 bundle
.body_size
[bundle
.body_words_count
] = sizeof(midgard_scalar_alu
);
2462 bundle
.body_words_count
++;
2463 bytes_emitted
+= sizeof(midgard_scalar_alu
);
2466 /* Defer marking until after writing to allow for break */
2467 control
|= ains
->unit
;
2468 last_unit
= ains
->unit
;
2469 ++instructions_emitted
;
2473 /* Bubble up the number of instructions for skipping */
2474 instructions_consumed
= index
- 1;
2478 /* Pad ALU op to nearest word */
2480 if (bytes_emitted
& 15) {
2481 padding
= 16 - (bytes_emitted
& 15);
2482 bytes_emitted
+= padding
;
2485 /* Constants must always be quadwords */
2486 if (bundle
.has_embedded_constants
)
2487 bytes_emitted
+= 16;
2489 /* Size ALU instruction for tag */
2490 bundle
.tag
= (TAG_ALU_4
) + (bytes_emitted
/ 16) - 1;
2491 bundle
.padding
= padding
;
2492 bundle
.control
= bundle
.tag
| control
;
2497 case TAG_LOAD_STORE_4
: {
2498 /* Load store instructions have two words at once. If
2499 * we only have one queued up, we need to NOP pad.
2500 * Otherwise, we store both in succession to save space
2501 * and cycles -- letting them go in parallel -- skip
2502 * the next. The usefulness of this optimisation is
2503 * greatly dependent on the quality of the instruction
2507 midgard_instruction
*next_op
= mir_next_op(ins
);
2509 if ((struct list_head
*) next_op
!= &block
->instructions
&& next_op
->type
== TAG_LOAD_STORE_4
) {
2510 /* As the two operate concurrently, make sure
2511 * they are not dependent */
2513 if (can_run_concurrent_ssa(ins
, next_op
) || true) {
2514 /* Skip ahead, since it's redundant with the pair */
2515 instructions_consumed
= 1 + (instructions_emitted
++);
2523 /* Texture ops default to single-op-per-bundle scheduling */
2527 /* Copy the instructions into the bundle */
2528 bundle
.instruction_count
= instructions_emitted
+ 1;
2532 midgard_instruction
*uins
= ins
;
2533 for (int i
= 0; used_idx
< bundle
.instruction_count
; ++i
) {
2534 bundle
.instructions
[used_idx
++] = *uins
;
2535 uins
= mir_next_op(uins
);
2538 *skip
= (instructions_consumed
== -1) ? instructions_emitted
: instructions_consumed
;
2544 quadword_size(int tag
)
2559 case TAG_LOAD_STORE_4
:
2571 /* Schedule a single block by iterating its instruction to create bundles.
2572 * While we go, tally about the bundle sizes to compute the block size. */
2575 schedule_block(compiler_context
*ctx
, midgard_block
*block
)
2577 util_dynarray_init(&block
->bundles
, NULL
);
2579 block
->quadword_count
= 0;
2581 mir_foreach_instr_in_block(block
, ins
) {
2583 midgard_bundle bundle
= schedule_bundle(ctx
, block
, ins
, &skip
);
2584 util_dynarray_append(&block
->bundles
, midgard_bundle
, bundle
);
2586 if (bundle
.has_blend_constant
) {
2587 /* TODO: Multiblock? */
2588 int quadwords_within_block
= block
->quadword_count
+ quadword_size(bundle
.tag
) - 1;
2589 ctx
->blend_constant_offset
= quadwords_within_block
* 0x10;
2593 ins
= mir_next_op(ins
);
2595 block
->quadword_count
+= quadword_size(bundle
.tag
);
2598 block
->is_scheduled
= true;
2602 schedule_program(compiler_context
*ctx
)
2604 allocate_registers(ctx
);
2606 mir_foreach_block(ctx
, block
) {
2607 schedule_block(ctx
, block
);
2611 /* After everything is scheduled, emit whole bundles at a time */
2614 emit_binary_bundle(compiler_context
*ctx
, midgard_bundle
*bundle
, struct util_dynarray
*emission
, int next_tag
)
2616 int lookahead
= next_tag
<< 4;
2618 switch (bundle
->tag
) {
2623 /* Actually emit each component */
2624 util_dynarray_append(emission
, uint32_t, bundle
->control
| lookahead
);
2626 for (int i
= 0; i
< bundle
->register_words_count
; ++i
)
2627 util_dynarray_append(emission
, uint16_t, bundle
->register_words
[i
]);
2629 /* Emit body words based on the instructions bundled */
2630 for (int i
= 0; i
< bundle
->instruction_count
; ++i
) {
2631 midgard_instruction
*ins
= &bundle
->instructions
[i
];
2633 if (ins
->unit
& UNITS_ANY_VECTOR
) {
2634 memcpy(util_dynarray_grow(emission
, sizeof(midgard_vector_alu
)), &ins
->alu
, sizeof(midgard_vector_alu
));
2635 } else if (ins
->compact_branch
) {
2636 /* Dummy move, XXX DRY */
2637 if ((i
== 0) && ins
->writeout
) {
2638 midgard_instruction ins
= v_fmov(0, blank_alu_src
, SSA_FIXED_REGISTER(0));
2639 memcpy(util_dynarray_grow(emission
, sizeof(midgard_vector_alu
)), &ins
.alu
, sizeof(midgard_vector_alu
));
2642 if (ins
->unit
== ALU_ENAB_BR_COMPACT
) {
2643 memcpy(util_dynarray_grow(emission
, sizeof(ins
->br_compact
)), &ins
->br_compact
, sizeof(ins
->br_compact
));
2645 memcpy(util_dynarray_grow(emission
, sizeof(ins
->branch_extended
)), &ins
->branch_extended
, sizeof(ins
->branch_extended
));
2649 midgard_scalar_alu scalarised
= vector_to_scalar_alu(ins
->alu
, ins
);
2650 memcpy(util_dynarray_grow(emission
, sizeof(scalarised
)), &scalarised
, sizeof(scalarised
));
2654 /* Emit padding (all zero) */
2655 memset(util_dynarray_grow(emission
, bundle
->padding
), 0, bundle
->padding
);
2657 /* Tack on constants */
2659 if (bundle
->has_embedded_constants
) {
2660 util_dynarray_append(emission
, float, bundle
->constants
[0]);
2661 util_dynarray_append(emission
, float, bundle
->constants
[1]);
2662 util_dynarray_append(emission
, float, bundle
->constants
[2]);
2663 util_dynarray_append(emission
, float, bundle
->constants
[3]);
2669 case TAG_LOAD_STORE_4
: {
2670 /* One or two composing instructions */
2672 uint64_t current64
, next64
= LDST_NOP
;
2674 memcpy(¤t64
, &bundle
->instructions
[0].load_store
, sizeof(current64
));
2676 if (bundle
->instruction_count
== 2)
2677 memcpy(&next64
, &bundle
->instructions
[1].load_store
, sizeof(next64
));
2679 midgard_load_store instruction
= {
2680 .type
= bundle
->tag
,
2681 .next_type
= next_tag
,
2686 util_dynarray_append(emission
, midgard_load_store
, instruction
);
2691 case TAG_TEXTURE_4
: {
2692 /* Texture instructions are easy, since there is no
2693 * pipelining nor VLIW to worry about. We may need to set the .last flag */
2695 midgard_instruction
*ins
= &bundle
->instructions
[0];
2697 ins
->texture
.type
= TAG_TEXTURE_4
;
2698 ins
->texture
.next_type
= next_tag
;
2700 ctx
->texture_op_count
--;
2702 if (!ctx
->texture_op_count
) {
2703 ins
->texture
.cont
= 0;
2704 ins
->texture
.last
= 1;
2707 util_dynarray_append(emission
, midgard_texture_word
, ins
->texture
);
2712 DBG("Unknown midgard instruction type\n");
2719 /* ALU instructions can inline or embed constants, which decreases register
2720 * pressure and saves space. */
2722 #define CONDITIONAL_ATTACH(src) { \
2723 void *entry = _mesa_hash_table_u64_search(ctx->ssa_constants, alu->ssa_args.src + 1); \
2726 attach_constants(ctx, alu, entry, alu->ssa_args.src + 1); \
2727 alu->ssa_args.src = SSA_FIXED_REGISTER(REGISTER_CONSTANT); \
2732 inline_alu_constants(compiler_context
*ctx
)
2734 mir_foreach_instr(ctx
, alu
) {
2735 /* Other instructions cannot inline constants */
2736 if (alu
->type
!= TAG_ALU_4
) continue;
2738 /* If there is already a constant here, we can do nothing */
2739 if (alu
->has_constants
) continue;
2741 CONDITIONAL_ATTACH(src0
);
2743 if (!alu
->has_constants
) {
2744 CONDITIONAL_ATTACH(src1
)
2745 } else if (!alu
->inline_constant
) {
2746 /* Corner case: _two_ vec4 constants, for instance with a
2747 * csel. For this case, we can only use a constant
2748 * register for one, we'll have to emit a move for the
2749 * other. Note, if both arguments are constants, then
2750 * necessarily neither argument depends on the value of
2751 * any particular register. As the destination register
2752 * will be wiped, that means we can spill the constant
2753 * to the destination register.
2756 void *entry
= _mesa_hash_table_u64_search(ctx
->ssa_constants
, alu
->ssa_args
.src1
+ 1);
2757 unsigned scratch
= alu
->ssa_args
.dest
;
2760 midgard_instruction ins
= v_fmov(SSA_FIXED_REGISTER(REGISTER_CONSTANT
), blank_alu_src
, scratch
);
2761 attach_constants(ctx
, &ins
, entry
, alu
->ssa_args
.src1
+ 1);
2763 /* Force a break XXX Defer r31 writes */
2764 ins
.unit
= UNIT_VLUT
;
2766 /* Set the source */
2767 alu
->ssa_args
.src1
= scratch
;
2769 /* Inject us -before- the last instruction which set r31 */
2770 mir_insert_instruction_before(mir_prev_op(alu
), ins
);
2776 /* Midgard supports two types of constants, embedded constants (128-bit) and
2777 * inline constants (16-bit). Sometimes, especially with scalar ops, embedded
2778 * constants can be demoted to inline constants, for space savings and
2779 * sometimes a performance boost */
2782 embedded_to_inline_constant(compiler_context
*ctx
)
2784 mir_foreach_instr(ctx
, ins
) {
2785 if (!ins
->has_constants
) continue;
2787 if (ins
->ssa_args
.inline_constant
) continue;
2789 /* Blend constants must not be inlined by definition */
2790 if (ins
->has_blend_constant
) continue;
2792 /* src1 cannot be an inline constant due to encoding
2793 * restrictions. So, if possible we try to flip the arguments
2796 int op
= ins
->alu
.op
;
2798 if (ins
->ssa_args
.src0
== SSA_FIXED_REGISTER(REGISTER_CONSTANT
)) {
2799 /* Flip based on op. Fallthrough intentional */
2802 /* These ops require an operational change to flip their arguments TODO */
2803 case midgard_alu_op_flt
:
2804 case midgard_alu_op_fle
:
2805 case midgard_alu_op_ilt
:
2806 case midgard_alu_op_ile
:
2807 case midgard_alu_op_fcsel
:
2808 case midgard_alu_op_icsel
:
2809 case midgard_alu_op_isub
:
2810 DBG("Missed non-commutative flip (%s)\n", alu_opcode_names
[op
]);
2813 /* These ops are commutative and Just Flip */
2814 case midgard_alu_op_fne
:
2815 case midgard_alu_op_fadd
:
2816 case midgard_alu_op_fmul
:
2817 case midgard_alu_op_fmin
:
2818 case midgard_alu_op_fmax
:
2819 case midgard_alu_op_iadd
:
2820 case midgard_alu_op_imul
:
2821 case midgard_alu_op_feq
:
2822 case midgard_alu_op_ieq
:
2823 case midgard_alu_op_ine
:
2824 case midgard_alu_op_iand
:
2825 case midgard_alu_op_ior
:
2826 case midgard_alu_op_ixor
:
2827 /* Flip the SSA numbers */
2828 ins
->ssa_args
.src0
= ins
->ssa_args
.src1
;
2829 ins
->ssa_args
.src1
= SSA_FIXED_REGISTER(REGISTER_CONSTANT
);
2831 /* And flip the modifiers */
2835 src_temp
= ins
->alu
.src2
;
2836 ins
->alu
.src2
= ins
->alu
.src1
;
2837 ins
->alu
.src1
= src_temp
;
2844 if (ins
->ssa_args
.src1
== SSA_FIXED_REGISTER(REGISTER_CONSTANT
)) {
2845 /* Extract the source information */
2847 midgard_vector_alu_src
*src
;
2848 int q
= ins
->alu
.src2
;
2849 midgard_vector_alu_src
*m
= (midgard_vector_alu_src
*) &q
;
2852 /* Component is from the swizzle, e.g. r26.w -> w component. TODO: What if x is masked out? */
2853 int component
= src
->swizzle
& 3;
2855 /* Scale constant appropriately, if we can legally */
2856 uint16_t scaled_constant
= 0;
2858 /* XXX: Check legality */
2859 if (midgard_is_integer_op(op
)) {
2860 /* TODO: Inline integer */
2863 unsigned int *iconstants
= (unsigned int *) ins
->constants
;
2864 scaled_constant
= (uint16_t) iconstants
[component
];
2866 /* Constant overflow after resize */
2867 if (scaled_constant
!= iconstants
[component
])
2870 scaled_constant
= _mesa_float_to_half((float) ins
->constants
[component
]);
2873 /* We don't know how to handle these with a constant */
2875 if (src
->abs
|| src
->negate
|| src
->half
|| src
->rep_low
|| src
->rep_high
) {
2876 DBG("Bailing inline constant...\n");
2880 /* Make sure that the constant is not itself a
2881 * vector by checking if all accessed values
2882 * (by the swizzle) are the same. */
2884 uint32_t *cons
= (uint32_t *) ins
->constants
;
2885 uint32_t value
= cons
[component
];
2887 bool is_vector
= false;
2888 unsigned mask
= effective_writemask(&ins
->alu
);
2890 for (int c
= 1; c
< 4; ++c
) {
2891 /* We only care if this component is actually used */
2892 if (!(mask
& (1 << c
)))
2895 uint32_t test
= cons
[(src
->swizzle
>> (2 * c
)) & 3];
2897 if (test
!= value
) {
2906 /* Get rid of the embedded constant */
2907 ins
->has_constants
= false;
2908 ins
->ssa_args
.src1
= SSA_UNUSED_0
;
2909 ins
->ssa_args
.inline_constant
= true;
2910 ins
->inline_constant
= scaled_constant
;
2915 /* Map normal SSA sources to other SSA sources / fixed registers (like
2919 map_ssa_to_alias(compiler_context
*ctx
, int *ref
)
2921 unsigned int alias
= (uintptr_t) _mesa_hash_table_u64_search(ctx
->ssa_to_alias
, *ref
+ 1);
2924 /* Remove entry in leftovers to avoid a redunant fmov */
2926 struct set_entry
*leftover
= _mesa_set_search(ctx
->leftover_ssa_to_alias
, ((void *) (uintptr_t) (*ref
+ 1)));
2929 _mesa_set_remove(ctx
->leftover_ssa_to_alias
, leftover
);
2931 /* Assign the alias map */
2937 #define AS_SRC(to, u) \
2938 int q##to = ins->alu.src2; \
2939 midgard_vector_alu_src *to = (midgard_vector_alu_src *) &q##to;
2941 /* Removing unused moves is necessary to clean up the texture pipeline results.
2943 * To do so, we find moves in the MIR. We check if their destination is live later. If it's not, the move is redundant. */
2946 midgard_eliminate_orphan_moves(compiler_context
*ctx
, midgard_block
*block
)
2948 mir_foreach_instr_in_block_safe(block
, ins
) {
2949 if (ins
->type
!= TAG_ALU_4
) continue;
2951 if (ins
->alu
.op
!= midgard_alu_op_fmov
) continue;
2953 if (ins
->ssa_args
.dest
>= SSA_FIXED_MINIMUM
) continue;
2955 if (midgard_is_pinned(ctx
, ins
->ssa_args
.dest
)) continue;
2957 if (is_live_after(ctx
, block
, ins
, ins
->ssa_args
.dest
)) continue;
2959 mir_remove_instruction(ins
);
2963 /* The following passes reorder MIR instructions to enable better scheduling */
2966 midgard_pair_load_store(compiler_context
*ctx
, midgard_block
*block
)
2968 mir_foreach_instr_in_block_safe(block
, ins
) {
2969 if (ins
->type
!= TAG_LOAD_STORE_4
) continue;
2971 /* We've found a load/store op. Check if next is also load/store. */
2972 midgard_instruction
*next_op
= mir_next_op(ins
);
2973 if (&next_op
->link
!= &block
->instructions
) {
2974 if (next_op
->type
== TAG_LOAD_STORE_4
) {
2975 /* If so, we're done since we're a pair */
2976 ins
= mir_next_op(ins
);
2980 /* Maximum search distance to pair, to avoid register pressure disasters */
2981 int search_distance
= 8;
2983 /* Otherwise, we have an orphaned load/store -- search for another load */
2984 mir_foreach_instr_in_block_from(block
, c
, mir_next_op(ins
)) {
2985 /* Terminate search if necessary */
2986 if (!(search_distance
--)) break;
2988 if (c
->type
!= TAG_LOAD_STORE_4
) continue;
2990 if (OP_IS_STORE(c
->load_store
.op
)) continue;
2992 /* We found one! Move it up to pair and remove it from the old location */
2994 mir_insert_instruction_before(ins
, *c
);
2995 mir_remove_instruction(c
);
3003 /* Emit varying stores late */
3006 midgard_emit_store(compiler_context
*ctx
, midgard_block
*block
) {
3007 /* Iterate in reverse to get the final write, rather than the first */
3009 mir_foreach_instr_in_block_safe_rev(block
, ins
) {
3010 /* Check if what we just wrote needs a store */
3011 int idx
= ins
->ssa_args
.dest
;
3012 uintptr_t varying
= ((uintptr_t) _mesa_hash_table_u64_search(ctx
->ssa_varyings
, idx
+ 1));
3014 if (!varying
) continue;
3018 /* We need to store to the appropriate varying, so emit the
3021 /* TODO: Integrate with special purpose RA (and scheduler?) */
3022 bool high_varying_register
= false;
3024 midgard_instruction mov
= v_fmov(idx
, blank_alu_src
, SSA_FIXED_REGISTER(REGISTER_VARYING_BASE
+ high_varying_register
));
3026 midgard_instruction st
= m_store_vary_32(SSA_FIXED_REGISTER(high_varying_register
), varying
);
3027 st
.load_store
.unknown
= 0x1E9E; /* XXX: What is this? */
3029 mir_insert_instruction_before(mir_next_op(ins
), st
);
3030 mir_insert_instruction_before(mir_next_op(ins
), mov
);
3032 /* We no longer need to store this varying */
3033 _mesa_hash_table_u64_remove(ctx
->ssa_varyings
, idx
+ 1);
3037 /* If there are leftovers after the below pass, emit actual fmov
3038 * instructions for the slow-but-correct path */
3041 emit_leftover_move(compiler_context
*ctx
)
3043 set_foreach(ctx
->leftover_ssa_to_alias
, leftover
) {
3044 int base
= ((uintptr_t) leftover
->key
) - 1;
3047 map_ssa_to_alias(ctx
, &mapped
);
3048 EMIT(fmov
, mapped
, blank_alu_src
, base
);
3053 actualise_ssa_to_alias(compiler_context
*ctx
)
3055 mir_foreach_instr(ctx
, ins
) {
3056 map_ssa_to_alias(ctx
, &ins
->ssa_args
.src0
);
3057 map_ssa_to_alias(ctx
, &ins
->ssa_args
.src1
);
3060 emit_leftover_move(ctx
);
3063 /* Vertex shaders do not write gl_Position as is; instead, they write a
3064 * transformed screen space position as a varying. See section 12.5 "Coordinate
3065 * Transformation" of the ES 3.2 full specification for details.
3067 * This transformation occurs early on, as NIR and prior to optimisation, in
3068 * order to take advantage of NIR optimisation passes of the transform itself.
3072 write_transformed_position(nir_builder
*b
, nir_src input_point_src
)
3074 nir_ssa_def
*input_point
= nir_ssa_for_src(b
, input_point_src
, 4);
3075 nir_ssa_def
*scale
= nir_load_viewport_scale(b
);
3076 nir_ssa_def
*offset
= nir_load_viewport_offset(b
);
3078 /* World space to normalised device coordinates to screen space */
3080 nir_ssa_def
*w_recip
= nir_frcp(b
, nir_channel(b
, input_point
, 3));
3081 nir_ssa_def
*ndc_point
= nir_fmul(b
, nir_channels(b
, input_point
, 0x7), w_recip
);
3082 nir_ssa_def
*screen
= nir_fadd(b
, nir_fmul(b
, ndc_point
, scale
), offset
);
3084 /* gl_Position will be written out in screenspace xyz, with w set to
3085 * the reciprocal we computed earlier. The transformed w component is
3086 * then used for perspective-correct varying interpolation. The
3087 * transformed w component must preserve its original sign; this is
3088 * used in depth clipping computations */
3090 nir_ssa_def
*screen_space
= nir_vec4(b
,
3091 nir_channel(b
, screen
, 0),
3092 nir_channel(b
, screen
, 1),
3093 nir_channel(b
, screen
, 2),
3096 /* Finally, write out the transformed values to the varying */
3098 nir_intrinsic_instr
*store
;
3099 store
= nir_intrinsic_instr_create(b
->shader
, nir_intrinsic_store_output
);
3100 store
->num_components
= 4;
3101 nir_intrinsic_set_base(store
, 0);
3102 nir_intrinsic_set_write_mask(store
, 0xf);
3103 store
->src
[0].ssa
= screen_space
;
3104 store
->src
[0].is_ssa
= true;
3105 store
->src
[1] = nir_src_for_ssa(nir_imm_int(b
, 0));
3106 nir_builder_instr_insert(b
, &store
->instr
);
3110 transform_position_writes(nir_shader
*shader
)
3112 nir_foreach_function(func
, shader
) {
3113 nir_foreach_block(block
, func
->impl
) {
3114 nir_foreach_instr_safe(instr
, block
) {
3115 if (instr
->type
!= nir_instr_type_intrinsic
) continue;
3117 nir_intrinsic_instr
*intr
= nir_instr_as_intrinsic(instr
);
3118 nir_variable
*out
= NULL
;
3120 switch (intr
->intrinsic
) {
3121 case nir_intrinsic_store_output
:
3122 /* already had i/o lowered.. lookup the matching output var: */
3123 nir_foreach_variable(var
, &shader
->outputs
) {
3124 int drvloc
= var
->data
.driver_location
;
3126 if (nir_intrinsic_base(intr
) == drvloc
) {
3140 if (out
->data
.mode
!= nir_var_shader_out
)
3143 if (out
->data
.location
!= VARYING_SLOT_POS
)
3147 nir_builder_init(&b
, func
->impl
);
3148 b
.cursor
= nir_before_instr(instr
);
3150 write_transformed_position(&b
, intr
->src
[0]);
3151 nir_instr_remove(instr
);
3158 emit_fragment_epilogue(compiler_context
*ctx
)
3160 /* Special case: writing out constants requires us to include the move
3161 * explicitly now, so shove it into r0 */
3163 void *constant_value
= _mesa_hash_table_u64_search(ctx
->ssa_constants
, ctx
->fragment_output
+ 1);
3165 if (constant_value
) {
3166 midgard_instruction ins
= v_fmov(SSA_FIXED_REGISTER(REGISTER_CONSTANT
), blank_alu_src
, SSA_FIXED_REGISTER(0));
3167 attach_constants(ctx
, &ins
, constant_value
, ctx
->fragment_output
+ 1);
3168 emit_mir_instruction(ctx
, ins
);
3171 /* Perform the actual fragment writeout. We have two writeout/branch
3172 * instructions, forming a loop until writeout is successful as per the
3173 * docs. TODO: gl_FragDepth */
3175 EMIT(alu_br_compact_cond
, midgard_jmp_writeout_op_writeout
, TAG_ALU_4
, 0, midgard_condition_always
);
3176 EMIT(alu_br_compact_cond
, midgard_jmp_writeout_op_writeout
, TAG_ALU_4
, -1, midgard_condition_always
);
3179 /* For the blend epilogue, we need to convert the blended fragment vec4 (stored
3180 * in r0) to a RGBA8888 value by scaling and type converting. We then output it
3181 * with the int8 analogue to the fragment epilogue */
3184 emit_blend_epilogue(compiler_context
*ctx
)
3186 /* vmul.fmul.none.fulllow hr48, r0, #255 */
3188 midgard_instruction scale
= {
3191 .inline_constant
= _mesa_float_to_half(255.0),
3193 .src0
= SSA_FIXED_REGISTER(0),
3194 .src1
= SSA_UNUSED_0
,
3195 .dest
= SSA_FIXED_REGISTER(24),
3196 .inline_constant
= true
3199 .op
= midgard_alu_op_fmul
,
3200 .reg_mode
= midgard_reg_mode_full
,
3201 .dest_override
= midgard_dest_override_lower
,
3203 .src1
= vector_alu_srco_unsigned(blank_alu_src
),
3204 .src2
= vector_alu_srco_unsigned(blank_alu_src
),
3208 emit_mir_instruction(ctx
, scale
);
3210 /* vadd.f2u8.pos.low hr0, hr48, #0 */
3212 midgard_vector_alu_src alu_src
= blank_alu_src
;
3213 alu_src
.half
= true;
3215 midgard_instruction f2u8
= {
3218 .src0
= SSA_FIXED_REGISTER(24),
3219 .src1
= SSA_UNUSED_0
,
3220 .dest
= SSA_FIXED_REGISTER(0),
3221 .inline_constant
= true
3224 .op
= midgard_alu_op_f2u8
,
3225 .reg_mode
= midgard_reg_mode_half
,
3226 .dest_override
= midgard_dest_override_lower
,
3227 .outmod
= midgard_outmod_pos
,
3229 .src1
= vector_alu_srco_unsigned(alu_src
),
3230 .src2
= vector_alu_srco_unsigned(blank_alu_src
),
3234 emit_mir_instruction(ctx
, f2u8
);
3236 /* vmul.imov.quarter r0, r0, r0 */
3238 midgard_instruction imov_8
= {
3241 .src0
= SSA_UNUSED_1
,
3242 .src1
= SSA_FIXED_REGISTER(0),
3243 .dest
= SSA_FIXED_REGISTER(0),
3246 .op
= midgard_alu_op_imov
,
3247 .reg_mode
= midgard_reg_mode_quarter
,
3248 .dest_override
= midgard_dest_override_none
,
3250 .src1
= vector_alu_srco_unsigned(blank_alu_src
),
3251 .src2
= vector_alu_srco_unsigned(blank_alu_src
),
3255 /* Emit branch epilogue with the 8-bit move as the source */
3257 emit_mir_instruction(ctx
, imov_8
);
3258 EMIT(alu_br_compact_cond
, midgard_jmp_writeout_op_writeout
, TAG_ALU_4
, 0, midgard_condition_always
);
3260 emit_mir_instruction(ctx
, imov_8
);
3261 EMIT(alu_br_compact_cond
, midgard_jmp_writeout_op_writeout
, TAG_ALU_4
, -1, midgard_condition_always
);
3264 static midgard_block
*
3265 emit_block(compiler_context
*ctx
, nir_block
*block
)
3267 midgard_block
*this_block
= malloc(sizeof(midgard_block
));
3268 list_addtail(&this_block
->link
, &ctx
->blocks
);
3270 this_block
->is_scheduled
= false;
3273 ctx
->texture_index
[0] = -1;
3274 ctx
->texture_index
[1] = -1;
3276 /* Set up current block */
3277 list_inithead(&this_block
->instructions
);
3278 ctx
->current_block
= this_block
;
3280 nir_foreach_instr(instr
, block
) {
3281 emit_instr(ctx
, instr
);
3282 ++ctx
->instruction_count
;
3285 inline_alu_constants(ctx
);
3286 embedded_to_inline_constant(ctx
);
3288 /* Perform heavylifting for aliasing */
3289 actualise_ssa_to_alias(ctx
);
3291 midgard_emit_store(ctx
, this_block
);
3292 midgard_eliminate_orphan_moves(ctx
, this_block
);
3293 midgard_pair_load_store(ctx
, this_block
);
3295 /* Append fragment shader epilogue (value writeout) */
3296 if (ctx
->stage
== MESA_SHADER_FRAGMENT
) {
3297 if (block
== nir_impl_last_block(ctx
->func
->impl
)) {
3299 emit_blend_epilogue(ctx
);
3301 emit_fragment_epilogue(ctx
);
3305 /* Fallthrough save */
3306 this_block
->next_fallthrough
= ctx
->previous_source_block
;
3308 if (block
== nir_start_block(ctx
->func
->impl
))
3309 ctx
->initial_block
= this_block
;
3311 if (block
== nir_impl_last_block(ctx
->func
->impl
))
3312 ctx
->final_block
= this_block
;
3314 /* Allow the next control flow to access us retroactively, for
3316 ctx
->current_block
= this_block
;
3318 /* Document the fallthrough chain */
3319 ctx
->previous_source_block
= this_block
;
3324 static midgard_block
*emit_cf_list(struct compiler_context
*ctx
, struct exec_list
*list
);
3327 emit_if(struct compiler_context
*ctx
, nir_if
*nif
)
3329 /* Conditional branches expect the condition in r31.w; emit a move for
3330 * that in the _previous_ block (which is the current block). */
3331 emit_condition(ctx
, &nif
->condition
, true);
3333 /* Speculatively emit the branch, but we can't fill it in until later */
3334 EMIT(branch
, true, true);
3335 midgard_instruction
*then_branch
= mir_last_in_block(ctx
->current_block
);
3337 /* Emit the two subblocks */
3338 midgard_block
*then_block
= emit_cf_list(ctx
, &nif
->then_list
);
3340 /* Emit a jump from the end of the then block to the end of the else */
3341 EMIT(branch
, false, false);
3342 midgard_instruction
*then_exit
= mir_last_in_block(ctx
->current_block
);
3344 /* Emit second block, and check if it's empty */
3346 int else_idx
= ctx
->block_count
;
3347 int count_in
= ctx
->instruction_count
;
3348 midgard_block
*else_block
= emit_cf_list(ctx
, &nif
->else_list
);
3349 int after_else_idx
= ctx
->block_count
;
3351 /* Now that we have the subblocks emitted, fix up the branches */
3356 if (ctx
->instruction_count
== count_in
) {
3357 /* The else block is empty, so don't emit an exit jump */
3358 mir_remove_instruction(then_exit
);
3359 then_branch
->branch
.target_block
= after_else_idx
;
3361 then_branch
->branch
.target_block
= else_idx
;
3362 then_exit
->branch
.target_block
= after_else_idx
;
3367 emit_loop(struct compiler_context
*ctx
, nir_loop
*nloop
)
3369 /* Remember where we are */
3370 midgard_block
*start_block
= ctx
->current_block
;
3372 /* Allocate a loop number for this. TODO: Nested loops. Instead of a
3373 * single current_loop variable, maybe we need a stack */
3375 int loop_idx
= ++ctx
->current_loop
;
3377 /* Get index from before the body so we can loop back later */
3378 int start_idx
= ctx
->block_count
;
3380 /* Emit the body itself */
3381 emit_cf_list(ctx
, &nloop
->body
);
3383 /* Branch back to loop back */
3384 struct midgard_instruction br_back
= v_branch(false, false);
3385 br_back
.branch
.target_block
= start_idx
;
3386 emit_mir_instruction(ctx
, br_back
);
3388 /* Find the index of the block about to follow us (note: we don't add
3389 * one; blocks are 0-indexed so we get a fencepost problem) */
3390 int break_block_idx
= ctx
->block_count
;
3392 /* Fix up the break statements we emitted to point to the right place,
3393 * now that we can allocate a block number for them */
3395 list_for_each_entry_from(struct midgard_block
, block
, start_block
, &ctx
->blocks
, link
) {
3396 if (midgard_debug
& MIDGARD_DBG_SHADERS
)
3397 print_mir_block(block
);
3398 mir_foreach_instr_in_block(block
, ins
) {
3399 if (ins
->type
!= TAG_ALU_4
) continue;
3400 if (!ins
->compact_branch
) continue;
3401 if (ins
->prepacked_branch
) continue;
3403 /* We found a branch -- check the type to see if we need to do anything */
3404 if (ins
->branch
.target_type
!= TARGET_BREAK
) continue;
3406 /* It's a break! Check if it's our break */
3407 if (ins
->branch
.target_break
!= loop_idx
) continue;
3409 /* Okay, cool, we're breaking out of this loop.
3410 * Rewrite from a break to a goto */
3412 ins
->branch
.target_type
= TARGET_GOTO
;
3413 ins
->branch
.target_block
= break_block_idx
;
3418 static midgard_block
*
3419 emit_cf_list(struct compiler_context
*ctx
, struct exec_list
*list
)
3421 midgard_block
*start_block
= NULL
;
3423 foreach_list_typed(nir_cf_node
, node
, node
, list
) {
3424 switch (node
->type
) {
3425 case nir_cf_node_block
: {
3426 midgard_block
*block
= emit_block(ctx
, nir_cf_node_as_block(node
));
3429 start_block
= block
;
3434 case nir_cf_node_if
:
3435 emit_if(ctx
, nir_cf_node_as_if(node
));
3438 case nir_cf_node_loop
:
3439 emit_loop(ctx
, nir_cf_node_as_loop(node
));
3442 case nir_cf_node_function
:
3451 /* Due to lookahead, we need to report the first tag executed in the command
3452 * stream and in branch targets. An initial block might be empty, so iterate
3453 * until we find one that 'works' */
3456 midgard_get_first_tag_from_block(compiler_context
*ctx
, unsigned block_idx
)
3458 midgard_block
*initial_block
= mir_get_block(ctx
, block_idx
);
3460 unsigned first_tag
= 0;
3463 midgard_bundle
*initial_bundle
= util_dynarray_element(&initial_block
->bundles
, midgard_bundle
, 0);
3465 if (initial_bundle
) {
3466 first_tag
= initial_bundle
->tag
;
3470 /* Initial block is empty, try the next block */
3471 initial_block
= list_first_entry(&(initial_block
->link
), midgard_block
, link
);
3472 } while(initial_block
!= NULL
);
3479 midgard_compile_shader_nir(nir_shader
*nir
, midgard_program
*program
, bool is_blend
)
3481 struct util_dynarray
*compiled
= &program
->compiled
;
3483 midgard_debug
= debug_get_option_midgard_debug();
3485 compiler_context ictx
= {
3487 .stage
= nir
->info
.stage
,
3489 .is_blend
= is_blend
,
3490 .blend_constant_offset
= -1,
3492 .alpha_ref
= program
->alpha_ref
3495 compiler_context
*ctx
= &ictx
;
3497 /* TODO: Decide this at runtime */
3498 ctx
->uniform_cutoff
= 8;
3500 /* Assign var locations early, so the epilogue can use them if necessary */
3502 nir_assign_var_locations(&nir
->outputs
, &nir
->num_outputs
, glsl_type_size
);
3503 nir_assign_var_locations(&nir
->inputs
, &nir
->num_inputs
, glsl_type_size
);
3504 nir_assign_var_locations(&nir
->uniforms
, &nir
->num_uniforms
, uniform_type_size
);
3506 /* Initialize at a global (not block) level hash tables */
3508 ctx
->ssa_constants
= _mesa_hash_table_u64_create(NULL
);
3509 ctx
->ssa_varyings
= _mesa_hash_table_u64_create(NULL
);
3510 ctx
->ssa_to_alias
= _mesa_hash_table_u64_create(NULL
);
3511 ctx
->ssa_to_register
= _mesa_hash_table_u64_create(NULL
);
3512 ctx
->hash_to_temp
= _mesa_hash_table_u64_create(NULL
);
3513 ctx
->sysval_to_id
= _mesa_hash_table_u64_create(NULL
);
3514 ctx
->leftover_ssa_to_alias
= _mesa_set_create(NULL
, _mesa_hash_pointer
, _mesa_key_pointer_equal
);
3516 /* Record the varying mapping for the command stream's bookkeeping */
3518 struct exec_list
*varyings
=
3519 ctx
->stage
== MESA_SHADER_VERTEX
? &nir
->outputs
: &nir
->inputs
;
3521 nir_foreach_variable(var
, varyings
) {
3522 unsigned loc
= var
->data
.driver_location
;
3523 program
->varyings
[loc
] = var
->data
.location
;
3526 /* Lower vars -- not I/O -- before epilogue */
3528 NIR_PASS_V(nir
, nir_lower_var_copies
);
3529 NIR_PASS_V(nir
, nir_lower_vars_to_ssa
);
3530 NIR_PASS_V(nir
, nir_split_var_copies
);
3531 NIR_PASS_V(nir
, nir_lower_var_copies
);
3532 NIR_PASS_V(nir
, nir_lower_global_vars_to_local
);
3533 NIR_PASS_V(nir
, nir_lower_var_copies
);
3534 NIR_PASS_V(nir
, nir_lower_vars_to_ssa
);
3536 NIR_PASS_V(nir
, nir_lower_io
, nir_var_uniform
, uniform_type_size
, 0);
3537 NIR_PASS_V(nir
, nir_lower_io
, nir_var_all
& ~nir_var_uniform
, glsl_type_size
, 0);
3539 /* Append vertex epilogue before optimisation, so the epilogue itself
3542 if (ctx
->stage
== MESA_SHADER_VERTEX
)
3543 transform_position_writes(nir
);
3545 /* Optimisation passes */
3549 if (midgard_debug
& MIDGARD_DBG_SHADERS
) {
3550 nir_print_shader(nir
, stdout
);
3553 /* Assign sysvals and counts, now that we're sure
3554 * (post-optimisation) */
3556 midgard_nir_assign_sysvals(ctx
, nir
);
3558 program
->uniform_count
= nir
->num_uniforms
;
3559 program
->sysval_count
= ctx
->sysval_count
;
3560 memcpy(program
->sysvals
, ctx
->sysvals
, sizeof(ctx
->sysvals
[0]) * ctx
->sysval_count
);
3562 program
->attribute_count
= (ctx
->stage
== MESA_SHADER_VERTEX
) ? nir
->num_inputs
: 0;
3563 program
->varying_count
= (ctx
->stage
== MESA_SHADER_VERTEX
) ? nir
->num_outputs
: ((ctx
->stage
== MESA_SHADER_FRAGMENT
) ? nir
->num_inputs
: 0);
3565 nir_foreach_function(func
, nir
) {
3569 list_inithead(&ctx
->blocks
);
3570 ctx
->block_count
= 0;
3573 emit_cf_list(ctx
, &func
->impl
->body
);
3574 emit_block(ctx
, func
->impl
->end_block
);
3576 break; /* TODO: Multi-function shaders */
3579 util_dynarray_init(compiled
, NULL
);
3582 schedule_program(ctx
);
3584 /* Now that all the bundles are scheduled and we can calculate block
3585 * sizes, emit actual branch instructions rather than placeholders */
3587 int br_block_idx
= 0;
3589 mir_foreach_block(ctx
, block
) {
3590 util_dynarray_foreach(&block
->bundles
, midgard_bundle
, bundle
) {
3591 for (int c
= 0; c
< bundle
->instruction_count
; ++c
) {
3592 midgard_instruction
*ins
= &bundle
->instructions
[c
];
3594 if (!midgard_is_branch_unit(ins
->unit
)) continue;
3596 if (ins
->prepacked_branch
) continue;
3598 /* Parse some basic branch info */
3599 bool is_compact
= ins
->unit
== ALU_ENAB_BR_COMPACT
;
3600 bool is_conditional
= ins
->branch
.conditional
;
3601 bool is_inverted
= ins
->branch
.invert_conditional
;
3602 bool is_discard
= ins
->branch
.target_type
== TARGET_DISCARD
;
3604 /* Determine the block we're jumping to */
3605 int target_number
= ins
->branch
.target_block
;
3607 /* Report the destination tag. Discards don't need this */
3608 int dest_tag
= is_discard
? 0 : midgard_get_first_tag_from_block(ctx
, target_number
);
3610 /* Count up the number of quadwords we're jumping over. That is, the number of quadwords in each of the blocks between (br_block_idx, target_number) */
3611 int quadword_offset
= 0;
3614 /* Jump to the end of the shader. We
3615 * need to include not only the
3616 * following blocks, but also the
3617 * contents of our current block (since
3618 * discard can come in the middle of
3621 midgard_block
*blk
= mir_get_block(ctx
, br_block_idx
+ 1);
3623 for (midgard_bundle
*bun
= bundle
+ 1; bun
< (midgard_bundle
*)((char*) block
->bundles
.data
+ block
->bundles
.size
); ++bun
) {
3624 quadword_offset
+= quadword_size(bun
->tag
);
3627 mir_foreach_block_from(ctx
, blk
, b
) {
3628 quadword_offset
+= b
->quadword_count
;
3631 } else if (target_number
> br_block_idx
) {
3634 for (int idx
= br_block_idx
+ 1; idx
< target_number
; ++idx
) {
3635 midgard_block
*blk
= mir_get_block(ctx
, idx
);
3638 quadword_offset
+= blk
->quadword_count
;
3641 /* Jump backwards */
3643 for (int idx
= br_block_idx
; idx
>= target_number
; --idx
) {
3644 midgard_block
*blk
= mir_get_block(ctx
, idx
);
3647 quadword_offset
-= blk
->quadword_count
;
3651 /* Unconditional extended branches (far jumps)
3652 * have issues, so we always use a conditional
3653 * branch, setting the condition to always for
3654 * unconditional. For compact unconditional
3655 * branches, cond isn't used so it doesn't
3656 * matter what we pick. */
3658 midgard_condition cond
=
3659 !is_conditional
? midgard_condition_always
:
3660 is_inverted
? midgard_condition_false
:
3661 midgard_condition_true
;
3663 midgard_jmp_writeout_op op
=
3664 is_discard
? midgard_jmp_writeout_op_discard
:
3665 (is_compact
&& !is_conditional
) ? midgard_jmp_writeout_op_branch_uncond
:
3666 midgard_jmp_writeout_op_branch_cond
;
3669 midgard_branch_extended branch
=
3670 midgard_create_branch_extended(
3675 memcpy(&ins
->branch_extended
, &branch
, sizeof(branch
));
3676 } else if (is_conditional
|| is_discard
) {
3677 midgard_branch_cond branch
= {
3679 .dest_tag
= dest_tag
,
3680 .offset
= quadword_offset
,
3684 assert(branch
.offset
== quadword_offset
);
3686 memcpy(&ins
->br_compact
, &branch
, sizeof(branch
));
3688 assert(op
== midgard_jmp_writeout_op_branch_uncond
);
3690 midgard_branch_uncond branch
= {
3692 .dest_tag
= dest_tag
,
3693 .offset
= quadword_offset
,
3697 assert(branch
.offset
== quadword_offset
);
3699 memcpy(&ins
->br_compact
, &branch
, sizeof(branch
));
3707 /* Emit flat binary from the instruction arrays. Iterate each block in
3708 * sequence. Save instruction boundaries such that lookahead tags can
3709 * be assigned easily */
3711 /* Cache _all_ bundles in source order for lookahead across failed branches */
3713 int bundle_count
= 0;
3714 mir_foreach_block(ctx
, block
) {
3715 bundle_count
+= block
->bundles
.size
/ sizeof(midgard_bundle
);
3717 midgard_bundle
**source_order_bundles
= malloc(sizeof(midgard_bundle
*) * bundle_count
);
3719 mir_foreach_block(ctx
, block
) {
3720 util_dynarray_foreach(&block
->bundles
, midgard_bundle
, bundle
) {
3721 source_order_bundles
[bundle_idx
++] = bundle
;
3725 int current_bundle
= 0;
3727 mir_foreach_block(ctx
, block
) {
3728 util_dynarray_foreach(&block
->bundles
, midgard_bundle
, bundle
) {
3731 if (current_bundle
+ 1 < bundle_count
) {
3732 uint8_t next
= source_order_bundles
[current_bundle
+ 1]->tag
;
3734 if (!(current_bundle
+ 2 < bundle_count
) && IS_ALU(next
)) {
3741 emit_binary_bundle(ctx
, bundle
, compiled
, lookahead
);
3745 /* TODO: Free deeper */
3746 //util_dynarray_fini(&block->instructions);
3749 free(source_order_bundles
);
3751 /* Report the very first tag executed */
3752 program
->first_tag
= midgard_get_first_tag_from_block(ctx
, 0);
3754 /* Deal with off-by-one related to the fencepost problem */
3755 program
->work_register_count
= ctx
->work_registers
+ 1;
3757 program
->can_discard
= ctx
->can_discard
;
3758 program
->uniform_cutoff
= ctx
->uniform_cutoff
;
3760 program
->blend_patch_offset
= ctx
->blend_constant_offset
;
3762 if (midgard_debug
& MIDGARD_DBG_SHADERS
)
3763 disassemble_midgard(program
->compiled
.data
, program
->compiled
.size
);