2 * Copyright 2008 Corbin Simpson <MostAwesomeDude@gmail.com>
3 * Copyright 2009 Marek Olšák <maraeo@gmail.com>
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * on the rights to use, copy, modify, merge, publish, distribute, sub
9 * license, and/or sell copies of the Software, and to permit persons to whom
10 * the Software is furnished to do so, subject to the following conditions:
12 * The above copyright notice and this permission notice (including the next
13 * paragraph) shall be included in all copies or substantial portions of the
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
20 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
21 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
22 * USE OR OTHER DEALINGS IN THE SOFTWARE. */
24 /* r300_emit: Functions for emitting state. */
26 #include "util/u_format.h"
27 #include "util/u_math.h"
29 #include "r300_context.h"
31 #include "r300_emit.h"
33 #include "r300_screen.h"
34 #include "r300_state_derived.h"
35 #include "r300_state_inlines.h"
36 #include "r300_texture.h"
39 void r300_emit_blend_state(struct r300_context
* r300
,
40 struct r300_blend_state
* blend
)
44 OUT_CS_REG_SEQ(R300_RB3D_CBLEND
, 3);
45 if (r300
->framebuffer_state
.nr_cbufs
) {
46 OUT_CS(blend
->blend_control
);
47 OUT_CS(blend
->alpha_blend_control
);
48 OUT_CS(blend
->color_channel_mask
);
53 /* XXX also disable fastfill here once it's supported */
55 OUT_CS_REG(R300_RB3D_ROPCNTL
, blend
->rop
);
56 OUT_CS_REG(R300_RB3D_DITHER_CTL
, blend
->dither
);
60 void r300_emit_blend_color_state(struct r300_context
* r300
,
61 struct r300_blend_color_state
* bc
)
63 struct r300_screen
* r300screen
= r300_screen(r300
->context
.screen
);
66 if (r300screen
->caps
->is_r500
) {
68 OUT_CS_REG_SEQ(R500_RB3D_CONSTANT_COLOR_AR
, 2);
69 OUT_CS(bc
->blend_color_red_alpha
);
70 OUT_CS(bc
->blend_color_green_blue
);
74 OUT_CS_REG(R300_RB3D_BLEND_COLOR
, bc
->blend_color
);
79 void r300_emit_clip_state(struct r300_context
* r300
,
80 struct pipe_clip_state
* clip
)
83 struct r300_screen
* r300screen
= r300_screen(r300
->context
.screen
);
86 if (r300screen
->caps
->has_tcl
) {
87 BEGIN_CS(5 + (6 * 4));
88 OUT_CS_REG(R300_VAP_PVS_VECTOR_INDX_REG
,
89 (r300screen
->caps
->is_r500
?
90 R500_PVS_UCP_START
: R300_PVS_UCP_START
));
91 OUT_CS_ONE_REG(R300_VAP_PVS_UPLOAD_DATA
, 6 * 4);
92 for (i
= 0; i
< 6; i
++) {
93 OUT_CS_32F(clip
->ucp
[i
][0]);
94 OUT_CS_32F(clip
->ucp
[i
][1]);
95 OUT_CS_32F(clip
->ucp
[i
][2]);
96 OUT_CS_32F(clip
->ucp
[i
][3]);
98 OUT_CS_REG(R300_VAP_CLIP_CNTL
, ((1 << clip
->nr
) - 1) |
99 R300_PS_UCP_MODE_CLIP_AS_TRIFAN
);
103 OUT_CS_REG(R300_VAP_CLIP_CNTL
, R300_CLIP_DISABLE
);
109 void r300_emit_dsa_state(struct r300_context
* r300
,
110 struct r300_dsa_state
* dsa
)
112 struct r300_screen
* r300screen
= r300_screen(r300
->context
.screen
);
115 BEGIN_CS(r300screen
->caps
->is_r500
? 10 : 8);
116 OUT_CS_REG(R300_FG_ALPHA_FUNC
, dsa
->alpha_function
);
118 /* not needed since we use the 8bit alpha ref */
119 /*if (r300screen->caps->is_r500) {
120 OUT_CS_REG(R500_FG_ALPHA_VALUE, dsa->alpha_reference);
123 OUT_CS_REG_SEQ(R300_ZB_CNTL
, 3);
124 OUT_CS(dsa
->z_buffer_control
);
125 OUT_CS(dsa
->z_stencil_control
);
126 OUT_CS(dsa
->stencil_ref_mask
);
127 OUT_CS_REG(R300_ZB_ZTOP
, r300
->ztop_state
.z_buffer_top
);
129 /* XXX it seems r3xx doesn't support STENCILREFMASK_BF */
130 if (r300screen
->caps
->is_r500
) {
131 OUT_CS_REG(R500_ZB_STENCILREFMASK_BF
, dsa
->stencil_ref_bf
);
136 static const float * get_shader_constant(
137 struct r300_context
* r300
,
138 struct rc_constant
* constant
,
139 struct r300_constant_buffer
* externals
)
141 static float vec
[4] = { 0.0, 0.0, 0.0, 1.0 };
142 struct pipe_texture
*tex
;
144 switch(constant
->Type
) {
145 case RC_CONSTANT_EXTERNAL
:
146 return externals
->constants
[constant
->u
.External
];
148 case RC_CONSTANT_IMMEDIATE
:
149 return constant
->u
.Immediate
;
151 case RC_CONSTANT_STATE
:
152 switch (constant
->u
.State
[0]) {
153 /* Factor for converting rectangle coords to
154 * normalized coords. Should only show up on non-r500. */
155 case RC_STATE_R300_TEXRECT_FACTOR
:
156 tex
= &r300
->textures
[constant
->u
.State
[1]]->tex
;
157 vec
[0] = 1.0 / tex
->width0
;
158 vec
[1] = 1.0 / tex
->height0
;
162 debug_printf("r300: Implementation error: "
163 "Unknown RC_CONSTANT type %d\n", constant
->u
.State
[0]);
168 debug_printf("r300: Implementation error: "
169 "Unhandled constant type %d\n", constant
->Type
);
172 /* This should either be (0, 0, 0, 1), which should be a relatively safe
173 * RGBA or STRQ value, or it could be one of the RC_CONSTANT_STATE
178 /* Convert a normal single-precision float into the 7.16 format
179 * used by the R300 fragment shader.
181 static uint32_t pack_float24(float f
)
189 uint32_t float24
= 0;
196 mantissa
= frexpf(f
, &exponent
);
200 float24
|= (1 << 23);
201 mantissa
= mantissa
* -1.0;
203 /* Handle exponent, bias of 63 */
205 float24
|= (exponent
<< 16);
206 /* Kill 7 LSB of mantissa */
207 float24
|= (u
.u
& 0x7FFFFF) >> 7;
212 void r300_emit_fragment_program_code(struct r300_context
* r300
,
213 struct rX00_fragment_program_code
* generic_code
)
215 struct r300_fragment_program_code
* code
= &generic_code
->code
.r300
;
220 code
->alu
.length
* 4 +
221 (code
->tex
.length
? (1 + code
->tex
.length
) : 0));
223 OUT_CS_REG(R300_US_CONFIG
, code
->config
);
224 OUT_CS_REG(R300_US_PIXSIZE
, code
->pixsize
);
225 OUT_CS_REG(R300_US_CODE_OFFSET
, code
->code_offset
);
227 OUT_CS_REG_SEQ(R300_US_CODE_ADDR_0
, 4);
228 for(i
= 0; i
< 4; ++i
)
229 OUT_CS(code
->code_addr
[i
]);
231 OUT_CS_REG_SEQ(R300_US_ALU_RGB_INST_0
, code
->alu
.length
);
232 for (i
= 0; i
< code
->alu
.length
; i
++)
233 OUT_CS(code
->alu
.inst
[i
].rgb_inst
);
235 OUT_CS_REG_SEQ(R300_US_ALU_RGB_ADDR_0
, code
->alu
.length
);
236 for (i
= 0; i
< code
->alu
.length
; i
++)
237 OUT_CS(code
->alu
.inst
[i
].rgb_addr
);
239 OUT_CS_REG_SEQ(R300_US_ALU_ALPHA_INST_0
, code
->alu
.length
);
240 for (i
= 0; i
< code
->alu
.length
; i
++)
241 OUT_CS(code
->alu
.inst
[i
].alpha_inst
);
243 OUT_CS_REG_SEQ(R300_US_ALU_ALPHA_ADDR_0
, code
->alu
.length
);
244 for (i
= 0; i
< code
->alu
.length
; i
++)
245 OUT_CS(code
->alu
.inst
[i
].alpha_addr
);
247 if (code
->tex
.length
) {
248 OUT_CS_REG_SEQ(R300_US_TEX_INST_0
, code
->tex
.length
);
249 for(i
= 0; i
< code
->tex
.length
; ++i
)
250 OUT_CS(code
->tex
.inst
[i
]);
256 void r300_emit_fs_constant_buffer(struct r300_context
* r300
,
257 struct rc_constant_list
* constants
)
262 if (constants
->Count
== 0)
265 BEGIN_CS(constants
->Count
* 4 + 1);
266 OUT_CS_REG_SEQ(R300_PFS_PARAM_0_X
, constants
->Count
* 4);
267 for(i
= 0; i
< constants
->Count
; ++i
) {
268 const float * data
= get_shader_constant(r300
,
269 &constants
->Constants
[i
],
270 &r300
->shader_constants
[PIPE_SHADER_FRAGMENT
]);
271 OUT_CS(pack_float24(data
[0]));
272 OUT_CS(pack_float24(data
[1]));
273 OUT_CS(pack_float24(data
[2]));
274 OUT_CS(pack_float24(data
[3]));
279 void r500_emit_fragment_program_code(struct r300_context
* r300
,
280 struct rX00_fragment_program_code
* generic_code
)
282 struct r500_fragment_program_code
* code
= &generic_code
->code
.r500
;
287 ((code
->inst_end
+ 1) * 6));
288 OUT_CS_REG(R500_US_CONFIG
, R500_ZERO_TIMES_ANYTHING_EQUALS_ZERO
);
289 OUT_CS_REG(R500_US_PIXSIZE
, code
->max_temp_idx
);
290 OUT_CS_REG(R500_US_CODE_RANGE
,
291 R500_US_CODE_RANGE_ADDR(0) | R500_US_CODE_RANGE_SIZE(code
->inst_end
));
292 OUT_CS_REG(R500_US_CODE_OFFSET
, 0);
293 OUT_CS_REG(R500_US_CODE_ADDR
,
294 R500_US_CODE_START_ADDR(0) | R500_US_CODE_END_ADDR(code
->inst_end
));
296 OUT_CS_REG(R500_GA_US_VECTOR_INDEX
, R500_GA_US_VECTOR_INDEX_TYPE_INSTR
);
297 OUT_CS_ONE_REG(R500_GA_US_VECTOR_DATA
, (code
->inst_end
+ 1) * 6);
298 for (i
= 0; i
<= code
->inst_end
; i
++) {
299 OUT_CS(code
->inst
[i
].inst0
);
300 OUT_CS(code
->inst
[i
].inst1
);
301 OUT_CS(code
->inst
[i
].inst2
);
302 OUT_CS(code
->inst
[i
].inst3
);
303 OUT_CS(code
->inst
[i
].inst4
);
304 OUT_CS(code
->inst
[i
].inst5
);
310 void r500_emit_fs_constant_buffer(struct r300_context
* r300
,
311 struct rc_constant_list
* constants
)
316 if (constants
->Count
== 0)
319 BEGIN_CS(constants
->Count
* 4 + 3);
320 OUT_CS_REG(R500_GA_US_VECTOR_INDEX
, R500_GA_US_VECTOR_INDEX_TYPE_CONST
);
321 OUT_CS_ONE_REG(R500_GA_US_VECTOR_DATA
, constants
->Count
* 4);
322 for (i
= 0; i
< constants
->Count
; i
++) {
323 const float * data
= get_shader_constant(r300
,
324 &constants
->Constants
[i
],
325 &r300
->shader_constants
[PIPE_SHADER_FRAGMENT
]);
334 void r300_emit_fb_state(struct r300_context
* r300
,
335 struct pipe_framebuffer_state
* fb
)
337 struct r300_texture
* tex
;
338 struct pipe_surface
* surf
;
342 /* Shouldn't fail unless there is a bug in the state tracker. */
343 assert(fb
->nr_cbufs
<= 4);
345 BEGIN_CS((10 * fb
->nr_cbufs
) + (2 * (4 - fb
->nr_cbufs
)) +
346 (fb
->zsbuf
? 10 : 0) + 6);
348 /* Flush and free renderbuffer caches. */
349 OUT_CS_REG(R300_RB3D_DSTCACHE_CTLSTAT
,
350 R300_RB3D_DSTCACHE_CTLSTAT_DC_FREE_FREE_3D_TAGS
|
351 R300_RB3D_DSTCACHE_CTLSTAT_DC_FLUSH_FLUSH_DIRTY_3D
);
352 OUT_CS_REG(R300_ZB_ZCACHE_CTLSTAT
,
353 R300_ZB_ZCACHE_CTLSTAT_ZC_FLUSH_FLUSH_AND_FREE
|
354 R300_ZB_ZCACHE_CTLSTAT_ZC_FREE_FREE
);
356 /* Set the number of colorbuffers. */
357 OUT_CS_REG(R300_RB3D_CCTL
, R300_RB3D_CCTL_NUM_MULTIWRITES(fb
->nr_cbufs
));
359 /* Set up colorbuffers. */
360 for (i
= 0; i
< fb
->nr_cbufs
; i
++) {
362 tex
= (struct r300_texture
*)surf
->texture
;
363 assert(tex
&& tex
->buffer
&& "cbuf is marked, but NULL!");
365 OUT_CS_REG_SEQ(R300_RB3D_COLOROFFSET0
+ (4 * i
), 1);
366 OUT_CS_RELOC(tex
->buffer
, surf
->offset
, 0, RADEON_GEM_DOMAIN_VRAM
, 0);
368 OUT_CS_REG_SEQ(R300_RB3D_COLORPITCH0
+ (4 * i
), 1);
369 OUT_CS_RELOC(tex
->buffer
, tex
->pitch
[surf
->level
] |
370 r300_translate_colorformat(tex
->tex
.format
), 0,
371 RADEON_GEM_DOMAIN_VRAM
, 0);
373 OUT_CS_REG(R300_US_OUT_FMT_0
+ (4 * i
),
374 r300_translate_out_fmt(surf
->format
));
377 /* Disable unused colorbuffers. */
379 OUT_CS_REG(R300_US_OUT_FMT_0
+ (4 * i
), R300_US_OUT_FMT_UNUSED
);
382 /* Set up a zbuffer. */
385 tex
= (struct r300_texture
*)surf
->texture
;
386 assert(tex
&& tex
->buffer
&& "zsbuf is marked, but NULL!");
388 OUT_CS_REG_SEQ(R300_ZB_DEPTHOFFSET
, 1);
389 OUT_CS_RELOC(tex
->buffer
, surf
->offset
, 0, RADEON_GEM_DOMAIN_VRAM
, 0);
391 OUT_CS_REG(R300_ZB_FORMAT
, r300_translate_zsformat(tex
->tex
.format
));
393 OUT_CS_REG_SEQ(R300_ZB_DEPTHPITCH
, 1);
394 OUT_CS_RELOC(tex
->buffer
, tex
->pitch
[surf
->level
], 0,
395 RADEON_GEM_DOMAIN_VRAM
, 0);
401 static void r300_emit_query_start(struct r300_context
*r300
)
403 struct r300_capabilities
*caps
= r300_screen(r300
->context
.screen
)->caps
;
404 struct r300_query
*query
= r300
->query_current
;
411 if (caps
->family
== CHIP_FAMILY_RV530
) {
412 OUT_CS_REG(RV530_FG_ZBREG_DEST
, RV530_FG_ZBREG_DEST_PIPE_SELECT_ALL
);
414 OUT_CS_REG(R300_SU_REG_DEST
, R300_RASTER_PIPE_SELECT_ALL
);
416 OUT_CS_REG(R300_ZB_ZPASS_DATA
, 0);
418 query
->begin_emitted
= TRUE
;
422 static void r300_emit_query_finish(struct r300_context
*r300
,
423 struct r300_query
*query
)
425 struct r300_capabilities
* caps
= r300_screen(r300
->context
.screen
)->caps
;
428 assert(caps
->num_frag_pipes
);
430 BEGIN_CS(6 * caps
->num_frag_pipes
+ 2);
431 /* I'm not so sure I like this switch, but it's hard to be elegant
432 * when there's so many special cases...
434 * So here's the basic idea. For each pipe, enable writes to it only,
435 * then put out the relocation for ZPASS_ADDR, taking into account a
436 * 4-byte offset for each pipe. RV380 and older are special; they have
437 * only two pipes, and the second pipe's enable is on bit 3, not bit 1,
438 * so there's a chipset cap for that. */
439 switch (caps
->num_frag_pipes
) {
442 OUT_CS_REG(R300_SU_REG_DEST
, 1 << 3);
443 OUT_CS_REG_SEQ(R300_ZB_ZPASS_ADDR
, 1);
444 OUT_CS_RELOC(r300
->oqbo
, query
->offset
+ (sizeof(uint32_t) * 3),
445 0, RADEON_GEM_DOMAIN_GTT
, 0);
448 OUT_CS_REG(R300_SU_REG_DEST
, 1 << 2);
449 OUT_CS_REG_SEQ(R300_ZB_ZPASS_ADDR
, 1);
450 OUT_CS_RELOC(r300
->oqbo
, query
->offset
+ (sizeof(uint32_t) * 2),
451 0, RADEON_GEM_DOMAIN_GTT
, 0);
454 /* As mentioned above, accomodate RV380 and older. */
455 OUT_CS_REG(R300_SU_REG_DEST
,
456 1 << (caps
->high_second_pipe
? 3 : 1));
457 OUT_CS_REG_SEQ(R300_ZB_ZPASS_ADDR
, 1);
458 OUT_CS_RELOC(r300
->oqbo
, query
->offset
+ (sizeof(uint32_t) * 1),
459 0, RADEON_GEM_DOMAIN_GTT
, 0);
462 OUT_CS_REG(R300_SU_REG_DEST
, 1 << 0);
463 OUT_CS_REG_SEQ(R300_ZB_ZPASS_ADDR
, 1);
464 OUT_CS_RELOC(r300
->oqbo
, query
->offset
+ (sizeof(uint32_t) * 0),
465 0, RADEON_GEM_DOMAIN_GTT
, 0);
468 debug_printf("r300: Implementation error: Chipset reports %d"
469 " pixel pipes!\n", caps
->num_frag_pipes
);
473 /* And, finally, reset it to normal... */
474 OUT_CS_REG(R300_SU_REG_DEST
, 0xF);
478 static void rv530_emit_query_single(struct r300_context
*r300
,
479 struct r300_query
*query
)
484 OUT_CS_REG(RV530_FG_ZBREG_DEST
, RV530_FG_ZBREG_DEST_PIPE_SELECT_0
);
485 OUT_CS_REG_SEQ(R300_ZB_ZPASS_ADDR
, 1);
486 OUT_CS_RELOC(r300
->oqbo
, query
->offset
, 0, RADEON_GEM_DOMAIN_GTT
, 0);
487 OUT_CS_REG(RV530_FG_ZBREG_DEST
, RV530_FG_ZBREG_DEST_PIPE_SELECT_ALL
);
491 static void rv530_emit_query_double(struct r300_context
*r300
,
492 struct r300_query
*query
)
497 OUT_CS_REG(RV530_FG_ZBREG_DEST
, RV530_FG_ZBREG_DEST_PIPE_SELECT_0
);
498 OUT_CS_REG_SEQ(R300_ZB_ZPASS_ADDR
, 1);
499 OUT_CS_RELOC(r300
->oqbo
, query
->offset
, 0, RADEON_GEM_DOMAIN_GTT
, 0);
500 OUT_CS_REG(RV530_FG_ZBREG_DEST
, RV530_FG_ZBREG_DEST_PIPE_SELECT_1
);
501 OUT_CS_REG_SEQ(R300_ZB_ZPASS_ADDR
, 1);
502 OUT_CS_RELOC(r300
->oqbo
, query
->offset
+ sizeof(uint32_t), 0, RADEON_GEM_DOMAIN_GTT
, 0);
503 OUT_CS_REG(RV530_FG_ZBREG_DEST
, RV530_FG_ZBREG_DEST_PIPE_SELECT_ALL
);
507 void r300_emit_query_end(struct r300_context
* r300
)
509 struct r300_capabilities
*caps
= r300_screen(r300
->context
.screen
)->caps
;
510 struct r300_query
*query
= r300
->query_current
;
515 if (query
->begin_emitted
== FALSE
)
518 if (caps
->family
== CHIP_FAMILY_RV530
) {
519 if (caps
->num_z_pipes
== 2)
520 rv530_emit_query_double(r300
, query
);
522 rv530_emit_query_single(r300
, query
);
524 r300_emit_query_finish(r300
, query
);
527 void r300_emit_rs_state(struct r300_context
* r300
, struct r300_rs_state
* rs
)
532 OUT_CS_REG(R300_VAP_CNTL_STATUS
, rs
->vap_control_status
);
533 OUT_CS_REG(R300_GA_POINT_SIZE
, rs
->point_size
);
534 OUT_CS_REG_SEQ(R300_GA_POINT_MINMAX
, 2);
535 OUT_CS(rs
->point_minmax
);
536 OUT_CS(rs
->line_control
);
537 OUT_CS_REG_SEQ(R300_SU_POLY_OFFSET_FRONT_SCALE
, 6);
538 OUT_CS(rs
->depth_scale_front
);
539 OUT_CS(rs
->depth_offset_front
);
540 OUT_CS(rs
->depth_scale_back
);
541 OUT_CS(rs
->depth_offset_back
);
542 OUT_CS(rs
->polygon_offset_enable
);
543 OUT_CS(rs
->cull_mode
);
544 OUT_CS_REG(R300_GA_LINE_STIPPLE_CONFIG
, rs
->line_stipple_config
);
545 OUT_CS_REG(R300_GA_LINE_STIPPLE_VALUE
, rs
->line_stipple_value
);
546 OUT_CS_REG(R300_GA_COLOR_CONTROL
, rs
->color_control
);
547 OUT_CS_REG(R300_GA_POLY_MODE
, rs
->polygon_mode
);
551 void r300_emit_rs_block_state(struct r300_context
* r300
,
552 struct r300_rs_block
* rs
)
555 struct r300_screen
* r300screen
= r300_screen(r300
->context
.screen
);
558 DBG(r300
, DBG_DRAW
, "r300: RS emit:\n");
561 if (r300screen
->caps
->is_r500
) {
562 OUT_CS_REG_SEQ(R500_RS_IP_0
, 8);
564 OUT_CS_REG_SEQ(R300_RS_IP_0
, 8);
566 for (i
= 0; i
< 8; i
++) {
568 DBG(r300
, DBG_DRAW
, " : ip %d: 0x%08x\n", i
, rs
->ip
[i
]);
571 OUT_CS_REG_SEQ(R300_RS_COUNT
, 2);
573 OUT_CS(rs
->inst_count
);
575 if (r300screen
->caps
->is_r500
) {
576 OUT_CS_REG_SEQ(R500_RS_INST_0
, 8);
578 OUT_CS_REG_SEQ(R300_RS_INST_0
, 8);
580 for (i
= 0; i
< 8; i
++) {
582 DBG(r300
, DBG_DRAW
, " : inst %d: 0x%08x\n", i
, rs
->inst
[i
]);
585 DBG(r300
, DBG_DRAW
, " : count: 0x%08x inst_count: 0x%08x\n",
586 rs
->count
, rs
->inst_count
);
591 static void r300_emit_scissor_regs(struct r300_context
* r300
,
592 struct r300_scissor_regs
* scissor
)
597 OUT_CS_REG_SEQ(R300_SC_SCISSORS_TL
, 2);
598 OUT_CS(scissor
->top_left
);
599 OUT_CS(scissor
->bottom_right
);
603 void r300_emit_scissor_state(struct r300_context
* r300
,
604 struct r300_scissor_state
* scissor
)
606 if (r300
->rs_state
->rs
.scissor
) {
607 r300_emit_scissor_regs(r300
, &scissor
->scissor
);
609 r300_emit_scissor_regs(r300
, &scissor
->framebuffer
);
613 void r300_emit_texture(struct r300_context
* r300
,
614 struct r300_sampler_state
* sampler
,
615 struct r300_texture
* tex
,
618 uint32_t filter0
= sampler
->filter0
;
619 uint32_t format0
= tex
->state
.format0
;
620 unsigned min_level
, max_level
;
623 /* to emulate 1D textures through 2D ones correctly */
624 if (tex
->tex
.target
== PIPE_TEXTURE_1D
) {
625 filter0
&= ~R300_TX_WRAP_T_MASK
;
626 filter0
|= R300_TX_WRAP_T(R300_TX_CLAMP_TO_EDGE
);
629 /* determine min/max levels */
630 /* the MAX_MIP level is the largest (finest) one */
631 max_level
= MIN2(sampler
->max_lod
, tex
->tex
.last_level
);
632 min_level
= MIN2(sampler
->min_lod
, max_level
);
633 format0
|= R300_TX_NUM_LEVELS(max_level
);
634 filter0
|= R300_TX_MAX_MIP_LEVEL(min_level
);
637 OUT_CS_REG(R300_TX_FILTER0_0
+ (offset
* 4), filter0
|
639 OUT_CS_REG(R300_TX_FILTER1_0
+ (offset
* 4), sampler
->filter1
);
640 OUT_CS_REG(R300_TX_BORDER_COLOR_0
+ (offset
* 4), sampler
->border_color
);
642 OUT_CS_REG(R300_TX_FORMAT0_0
+ (offset
* 4), format0
);
643 OUT_CS_REG(R300_TX_FORMAT1_0
+ (offset
* 4), tex
->state
.format1
);
644 OUT_CS_REG(R300_TX_FORMAT2_0
+ (offset
* 4), tex
->state
.format2
);
645 OUT_CS_REG_SEQ(R300_TX_OFFSET_0
+ (offset
* 4), 1);
646 OUT_CS_RELOC(tex
->buffer
, 0,
647 RADEON_GEM_DOMAIN_GTT
| RADEON_GEM_DOMAIN_VRAM
, 0, 0);
651 static boolean
r300_validate_aos(struct r300_context
*r300
)
653 struct pipe_vertex_buffer
*vbuf
= r300
->vertex_buffer
;
654 struct pipe_vertex_element
*velem
= r300
->vertex_element
;
657 /* Check if formats and strides are aligned to the size of DWORD. */
658 for (i
= 0; i
< r300
->vertex_element_count
; i
++) {
659 if (vbuf
[velem
[i
].vertex_buffer_index
].stride
% 4 != 0 ||
660 pf_get_blocksize(velem
[i
].src_format
) % 4 != 0) {
667 void r300_emit_aos(struct r300_context
* r300
, unsigned offset
)
669 struct pipe_vertex_buffer
*vb1
, *vb2
, *vbuf
= r300
->vertex_buffer
;
670 struct pipe_vertex_element
*velem
= r300
->vertex_element
;
672 unsigned size1
, size2
, aos_count
= r300
->vertex_element_count
;
673 unsigned packet_size
= (aos_count
* 3 + 1) / 2;
676 /* XXX Move this checking to a more approriate place. */
677 if (!r300_validate_aos(r300
)) {
678 /* XXX We should fallback using Draw. */
682 BEGIN_CS(2 + packet_size
+ aos_count
* 2);
683 OUT_CS_PKT3(R300_PACKET3_3D_LOAD_VBPNTR
, packet_size
);
686 for (i
= 0; i
< aos_count
- 1; i
+= 2) {
687 vb1
= &vbuf
[velem
[i
].vertex_buffer_index
];
688 vb2
= &vbuf
[velem
[i
+1].vertex_buffer_index
];
689 size1
= util_format_get_size(velem
[i
].src_format
);
690 size2
= util_format_get_size(velem
[i
+1].src_format
);
692 OUT_CS(R300_VBPNTR_SIZE0(size1
) | R300_VBPNTR_STRIDE0(vb1
->stride
) |
693 R300_VBPNTR_SIZE1(size2
) | R300_VBPNTR_STRIDE1(vb2
->stride
));
694 OUT_CS(vb1
->buffer_offset
+ velem
[i
].src_offset
+ offset
* vb1
->stride
);
695 OUT_CS(vb2
->buffer_offset
+ velem
[i
+1].src_offset
+ offset
* vb2
->stride
);
699 vb1
= &vbuf
[velem
[i
].vertex_buffer_index
];
700 size1
= util_format_get_size(velem
[i
].src_format
);
702 OUT_CS(R300_VBPNTR_SIZE0(size1
) | R300_VBPNTR_STRIDE0(vb1
->stride
));
703 OUT_CS(vb1
->buffer_offset
+ velem
[i
].src_offset
+ offset
* vb1
->stride
);
706 for (i
= 0; i
< aos_count
; i
++) {
707 OUT_CS_RELOC_NO_OFFSET(vbuf
[velem
[i
].vertex_buffer_index
].buffer
,
708 RADEON_GEM_DOMAIN_GTT
, 0, 0);
714 void r300_emit_draw_packet(struct r300_context
* r300
)
718 DBG(r300
, DBG_DRAW
, "r300: Preparing vertex buffer %p for render, "
719 "vertex size %d\n", r300
->vbo
,
720 r300
->vertex_info
->vinfo
.size
);
721 /* Set the pointer to our vertex buffer. The emitted values are this:
722 * PACKET3 [3D_LOAD_VBPNTR]
724 * FORMAT [size | stride << 8]
725 * OFFSET [offset into BO]
726 * VBPNTR [relocated BO]
729 OUT_CS_PKT3(R300_PACKET3_3D_LOAD_VBPNTR
, 3);
731 OUT_CS(r300
->vertex_info
->vinfo
.size
|
732 (r300
->vertex_info
->vinfo
.size
<< 8));
733 OUT_CS(r300
->vbo_offset
);
734 OUT_CS_RELOC(r300
->vbo
, 0, RADEON_GEM_DOMAIN_GTT
, 0, 0);
739 void r300_emit_vertex_format_state(struct r300_context
* r300
)
744 DBG(r300
, DBG_DRAW
, "r300: VAP/PSC emit:\n");
747 OUT_CS_REG(R300_VAP_VTX_SIZE
, r300
->vertex_info
->vinfo
.size
);
749 OUT_CS_REG_SEQ(R300_VAP_VTX_STATE_CNTL
, 2);
750 OUT_CS(r300
->vertex_info
->vinfo
.hwfmt
[0]);
751 OUT_CS(r300
->vertex_info
->vinfo
.hwfmt
[1]);
752 OUT_CS_REG_SEQ(R300_VAP_OUTPUT_VTX_FMT_0
, 2);
753 OUT_CS(r300
->vertex_info
->vinfo
.hwfmt
[2]);
754 OUT_CS(r300
->vertex_info
->vinfo
.hwfmt
[3]);
755 for (i
= 0; i
< 4; i
++) {
756 DBG(r300
, DBG_DRAW
, " : hwfmt%d: 0x%08x\n", i
,
757 r300
->vertex_info
->vinfo
.hwfmt
[i
]);
760 OUT_CS_REG_SEQ(R300_VAP_PROG_STREAM_CNTL_0
, 8);
761 for (i
= 0; i
< 8; i
++) {
762 OUT_CS(r300
->vertex_info
->vap_prog_stream_cntl
[i
]);
763 DBG(r300
, DBG_DRAW
, " : prog_stream_cntl%d: 0x%08x\n", i
,
764 r300
->vertex_info
->vap_prog_stream_cntl
[i
]);
766 OUT_CS_REG_SEQ(R300_VAP_PROG_STREAM_CNTL_EXT_0
, 8);
767 for (i
= 0; i
< 8; i
++) {
768 OUT_CS(r300
->vertex_info
->vap_prog_stream_cntl_ext
[i
]);
769 DBG(r300
, DBG_DRAW
, " : prog_stream_cntl_ext%d: 0x%08x\n", i
,
770 r300
->vertex_info
->vap_prog_stream_cntl_ext
[i
]);
776 void r300_emit_vertex_program_code(struct r300_context
* r300
,
777 struct r300_vertex_program_code
* code
)
780 struct r300_screen
* r300screen
= r300_screen(r300
->context
.screen
);
781 unsigned instruction_count
= code
->length
/ 4;
783 int vtx_mem_size
= r300screen
->caps
->is_r500
? 128 : 72;
784 int input_count
= MAX2(util_bitcount(code
->InputsRead
), 1);
785 int output_count
= MAX2(util_bitcount(code
->OutputsWritten
), 1);
786 int temp_count
= MAX2(code
->num_temporaries
, 1);
787 int pvs_num_slots
= MIN3(vtx_mem_size
/ input_count
,
788 vtx_mem_size
/ output_count
, 10);
789 int pvs_num_controllers
= MIN2(vtx_mem_size
/ temp_count
, 6);
793 if (!r300screen
->caps
->has_tcl
) {
794 debug_printf("r300: Implementation error: emit_vertex_shader called,"
795 " but has_tcl is FALSE!\n");
799 BEGIN_CS(9 + code
->length
);
800 /* R300_VAP_PVS_CODE_CNTL_0
801 * R300_VAP_PVS_CONST_CNTL
802 * R300_VAP_PVS_CODE_CNTL_1
803 * See the r5xx docs for instructions on how to use these. */
804 OUT_CS_REG_SEQ(R300_VAP_PVS_CODE_CNTL_0
, 3);
805 OUT_CS(R300_PVS_FIRST_INST(0) |
806 R300_PVS_XYZW_VALID_INST(instruction_count
- 1) |
807 R300_PVS_LAST_INST(instruction_count
- 1));
808 OUT_CS(R300_PVS_MAX_CONST_ADDR(code
->constants
.Count
- 1));
809 OUT_CS(instruction_count
- 1);
811 OUT_CS_REG(R300_VAP_PVS_VECTOR_INDX_REG
, 0);
812 OUT_CS_ONE_REG(R300_VAP_PVS_UPLOAD_DATA
, code
->length
);
813 for (i
= 0; i
< code
->length
; i
++)
814 OUT_CS(code
->body
.d
[i
]);
816 OUT_CS_REG(R300_VAP_CNTL
, R300_PVS_NUM_SLOTS(pvs_num_slots
) |
817 R300_PVS_NUM_CNTLRS(pvs_num_controllers
) |
818 R300_PVS_NUM_FPUS(r300screen
->caps
->num_vert_fpus
) |
819 R300_PVS_VF_MAX_VTX_NUM(12) |
820 (r300screen
->caps
->is_r500
? R500_TCL_STATE_OPTIMIZATION
: 0));
824 void r300_emit_vertex_shader(struct r300_context
* r300
,
825 struct r300_vertex_shader
* vs
)
827 r300_emit_vertex_program_code(r300
, &vs
->code
);
830 void r300_emit_vs_constant_buffer(struct r300_context
* r300
,
831 struct rc_constant_list
* constants
)
834 struct r300_screen
* r300screen
= r300_screen(r300
->context
.screen
);
837 if (!r300screen
->caps
->has_tcl
) {
838 debug_printf("r300: Implementation error: emit_vertex_shader called,"
839 " but has_tcl is FALSE!\n");
843 if (constants
->Count
== 0)
846 BEGIN_CS(constants
->Count
* 4 + 3);
847 OUT_CS_REG(R300_VAP_PVS_VECTOR_INDX_REG
,
848 (r300screen
->caps
->is_r500
?
849 R500_PVS_CONST_START
: R300_PVS_CONST_START
));
850 OUT_CS_ONE_REG(R300_VAP_PVS_UPLOAD_DATA
, constants
->Count
* 4);
851 for (i
= 0; i
< constants
->Count
; i
++) {
852 const float * data
= get_shader_constant(r300
,
853 &constants
->Constants
[i
],
854 &r300
->shader_constants
[PIPE_SHADER_VERTEX
]);
863 void r300_emit_viewport_state(struct r300_context
* r300
,
864 struct r300_viewport_state
* viewport
)
869 OUT_CS_REG_SEQ(R300_SE_VPORT_XSCALE
, 6);
870 OUT_CS_32F(viewport
->xscale
);
871 OUT_CS_32F(viewport
->xoffset
);
872 OUT_CS_32F(viewport
->yscale
);
873 OUT_CS_32F(viewport
->yoffset
);
874 OUT_CS_32F(viewport
->zscale
);
875 OUT_CS_32F(viewport
->zoffset
);
877 if (r300
->rs_state
->enable_vte
) {
878 OUT_CS_REG(R300_VAP_VTE_CNTL
, viewport
->vte_control
);
880 OUT_CS_REG(R300_VAP_VTE_CNTL
, 0);
885 void r300_emit_texture_count(struct r300_context
* r300
)
887 uint32_t tx_enable
= 0;
891 /* Notice that texture_count and sampler_count are just sizes
892 * of the respective arrays. We still have to check for the individual
894 for (i
= 0; i
< MIN2(r300
->sampler_count
, r300
->texture_count
); i
++) {
895 if (r300
->textures
[i
]) {
901 OUT_CS_REG(R300_TX_ENABLE
, tx_enable
);
906 void r300_flush_textures(struct r300_context
* r300
)
911 OUT_CS_REG(R300_TX_INVALTAGS
, 0);
915 static void r300_flush_pvs(struct r300_context
* r300
)
920 OUT_CS_REG(R300_VAP_PVS_STATE_FLUSH_REG
, 0x0);
924 /* Emit all dirty state. */
925 void r300_emit_dirty_state(struct r300_context
* r300
)
927 struct r300_screen
* r300screen
= r300_screen(r300
->context
.screen
);
928 struct r300_texture
* tex
;
929 int i
, dirty_tex
= 0;
930 boolean invalid
= FALSE
;
932 if (!(r300
->dirty_state
)) {
936 /* Check size of CS. */
937 /* Make sure we have at least 8*1024 spare dwords. */
938 /* XXX It would be nice to know the number of dwords we really need to
940 if (!r300
->winsys
->check_cs(r300
->winsys
, 8*1024)) {
941 r300
->context
.flush(&r300
->context
, 0, NULL
);
945 r300
->winsys
->reset_bos(r300
->winsys
);
948 /* Color buffers... */
949 for (i
= 0; i
< r300
->framebuffer_state
.nr_cbufs
; i
++) {
950 tex
= (struct r300_texture
*)r300
->framebuffer_state
.cbufs
[i
]->texture
;
951 assert(tex
&& tex
->buffer
&& "cbuf is marked, but NULL!");
952 if (!r300
->winsys
->add_buffer(r300
->winsys
, tex
->buffer
,
953 0, RADEON_GEM_DOMAIN_VRAM
)) {
954 r300
->context
.flush(&r300
->context
, 0, NULL
);
958 /* ...depth buffer... */
959 if (r300
->framebuffer_state
.zsbuf
) {
960 tex
= (struct r300_texture
*)r300
->framebuffer_state
.zsbuf
->texture
;
961 assert(tex
&& tex
->buffer
&& "zsbuf is marked, but NULL!");
962 if (!r300
->winsys
->add_buffer(r300
->winsys
, tex
->buffer
,
963 0, RADEON_GEM_DOMAIN_VRAM
)) {
964 r300
->context
.flush(&r300
->context
, 0, NULL
);
969 for (i
= 0; i
< r300
->texture_count
; i
++) {
970 tex
= r300
->textures
[i
];
973 if (!r300
->winsys
->add_buffer(r300
->winsys
, tex
->buffer
,
974 RADEON_GEM_DOMAIN_GTT
| RADEON_GEM_DOMAIN_VRAM
, 0)) {
975 r300
->context
.flush(&r300
->context
, 0, NULL
);
979 /* ...occlusion query buffer... */
980 if (!r300
->winsys
->add_buffer(r300
->winsys
, r300
->oqbo
,
981 0, RADEON_GEM_DOMAIN_GTT
)) {
982 r300
->context
.flush(&r300
->context
, 0, NULL
);
985 /* ...and vertex buffer. */
987 if (!r300
->winsys
->add_buffer(r300
->winsys
, r300
->vbo
,
988 RADEON_GEM_DOMAIN_GTT
, 0)) {
989 r300
->context
.flush(&r300
->context
, 0, NULL
);
993 // debug_printf("No VBO while emitting dirty state!\n");
995 if (!r300
->winsys
->validate(r300
->winsys
)) {
996 r300
->context
.flush(&r300
->context
, 0, NULL
);
999 debug_printf("r300: Stuck in validation loop, gonna quit now.");
1006 if (r300
->dirty_state
& R300_NEW_QUERY
) {
1007 r300_emit_query_start(r300
);
1008 r300
->dirty_state
&= ~R300_NEW_QUERY
;
1011 if (r300
->dirty_state
& R300_NEW_BLEND
) {
1012 r300_emit_blend_state(r300
, r300
->blend_state
);
1013 r300
->dirty_state
&= ~R300_NEW_BLEND
;
1016 if (r300
->dirty_state
& R300_NEW_BLEND_COLOR
) {
1017 r300_emit_blend_color_state(r300
, r300
->blend_color_state
);
1018 r300
->dirty_state
&= ~R300_NEW_BLEND_COLOR
;
1021 if (r300
->dirty_state
& R300_NEW_CLIP
) {
1022 r300_emit_clip_state(r300
, &r300
->clip_state
);
1023 r300
->dirty_state
&= ~R300_NEW_CLIP
;
1026 if (r300
->dirty_state
& R300_NEW_DSA
) {
1027 r300_emit_dsa_state(r300
, r300
->dsa_state
);
1028 r300
->dirty_state
&= ~R300_NEW_DSA
;
1031 if (r300
->dirty_state
& R300_NEW_FRAGMENT_SHADER
) {
1032 if (r300screen
->caps
->is_r500
) {
1033 r500_emit_fragment_program_code(r300
, &r300
->fs
->code
);
1035 r300_emit_fragment_program_code(r300
, &r300
->fs
->code
);
1037 r300
->dirty_state
&= ~R300_NEW_FRAGMENT_SHADER
;
1040 if (r300
->dirty_state
& R300_NEW_FRAGMENT_SHADER_CONSTANTS
) {
1041 if (r300screen
->caps
->is_r500
) {
1042 r500_emit_fs_constant_buffer(r300
, &r300
->fs
->code
.constants
);
1044 r300_emit_fs_constant_buffer(r300
, &r300
->fs
->code
.constants
);
1046 r300
->dirty_state
&= ~R300_NEW_FRAGMENT_SHADER_CONSTANTS
;
1049 if (r300
->dirty_state
& R300_NEW_FRAMEBUFFERS
) {
1050 r300_emit_fb_state(r300
, &r300
->framebuffer_state
);
1051 r300
->dirty_state
&= ~R300_NEW_FRAMEBUFFERS
;
1054 if (r300
->dirty_state
& R300_NEW_RASTERIZER
) {
1055 r300_emit_rs_state(r300
, r300
->rs_state
);
1056 r300
->dirty_state
&= ~R300_NEW_RASTERIZER
;
1059 if (r300
->dirty_state
& R300_NEW_RS_BLOCK
) {
1060 r300_emit_rs_block_state(r300
, r300
->rs_block
);
1061 r300
->dirty_state
&= ~R300_NEW_RS_BLOCK
;
1064 if (r300
->dirty_state
& R300_NEW_SCISSOR
) {
1065 r300_emit_scissor_state(r300
, r300
->scissor_state
);
1066 r300
->dirty_state
&= ~R300_NEW_SCISSOR
;
1069 /* Samplers and textures are tracked separately but emitted together. */
1070 if (r300
->dirty_state
&
1071 (R300_ANY_NEW_SAMPLERS
| R300_ANY_NEW_TEXTURES
)) {
1072 r300_emit_texture_count(r300
);
1074 for (i
= 0; i
< MIN2(r300
->sampler_count
, r300
->texture_count
); i
++) {
1075 if (r300
->dirty_state
&
1076 ((R300_NEW_SAMPLER
<< i
) | (R300_NEW_TEXTURE
<< i
))) {
1077 if (r300
->textures
[i
])
1078 r300_emit_texture(r300
,
1079 r300
->sampler_states
[i
],
1082 r300
->dirty_state
&=
1083 ~((R300_NEW_SAMPLER
<< i
) | (R300_NEW_TEXTURE
<< i
));
1087 r300
->dirty_state
&= ~(R300_ANY_NEW_SAMPLERS
| R300_ANY_NEW_TEXTURES
);
1090 if (r300
->dirty_state
& R300_NEW_VIEWPORT
) {
1091 r300_emit_viewport_state(r300
, r300
->viewport_state
);
1092 r300
->dirty_state
&= ~R300_NEW_VIEWPORT
;
1096 r300_flush_textures(r300
);
1099 if (r300
->dirty_state
& R300_NEW_VERTEX_FORMAT
) {
1100 r300_emit_vertex_format_state(r300
);
1101 r300
->dirty_state
&= ~R300_NEW_VERTEX_FORMAT
;
1104 if (r300
->dirty_state
& (R300_NEW_VERTEX_SHADER
| R300_NEW_VERTEX_SHADER_CONSTANTS
)) {
1105 r300_flush_pvs(r300
);
1108 if (r300
->dirty_state
& R300_NEW_VERTEX_SHADER
) {
1109 r300_emit_vertex_shader(r300
, r300
->vs
);
1110 r300
->dirty_state
&= ~R300_NEW_VERTEX_SHADER
;
1113 if (r300
->dirty_state
& R300_NEW_VERTEX_SHADER_CONSTANTS
) {
1114 r300_emit_vs_constant_buffer(r300
, &r300
->vs
->code
.constants
);
1115 r300
->dirty_state
&= ~R300_NEW_VERTEX_SHADER_CONSTANTS
;
1119 assert(r300->dirty_state == 0);
1122 /* Finally, emit the VBO. */
1123 //r300_emit_vertex_buffer(r300);