projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
r300g: remove useless GA_COLOR_CONTROL emit
[mesa.git] / src / gallium / drivers / r300 / r300_emit.c
1 /*
2 * Copyright 2008 Corbin Simpson <MostAwesomeDude@gmail.com>
3 * Copyright 2009 Marek Olšák <maraeo@gmail.com>
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * on the rights to use, copy, modify, merge, publish, distribute, sub
9 * license, and/or sell copies of the Software, and to permit persons to whom
10 * the Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice (including the next
13 * paragraph) shall be included in all copies or substantial portions of the
14 * Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
20 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
21 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
22 * USE OR OTHER DEALINGS IN THE SOFTWARE. */
23
24 /* r300_emit: Functions for emitting state. */
25
26 #include "util/u_format.h"
27 #include "util/u_math.h"
28 #include "util/u_simple_list.h"
29
30 #include "r300_context.h"
31 #include "r300_cs.h"
32 #include "r300_emit.h"
33 #include "r300_fs.h"
34 #include "r300_screen.h"
35 #include "r300_state_inlines.h"
36 #include "r300_vs.h"
37
38 void r300_emit_blend_state(struct r300_context* r300, void* state)
39 {
40 struct r300_blend_state* blend = (struct r300_blend_state*)state;
41 struct pipe_framebuffer_state* fb =
42 (struct pipe_framebuffer_state*)r300->fb_state.state;
43 CS_LOCALS(r300);
44
45 BEGIN_CS(8);
46 OUT_CS_REG(R300_RB3D_ROPCNTL, blend->rop);
47 OUT_CS_REG_SEQ(R300_RB3D_CBLEND, 3);
48 if (fb->nr_cbufs) {
49 OUT_CS(blend->blend_control);
50 OUT_CS(blend->alpha_blend_control);
51 OUT_CS(blend->color_channel_mask);
52 } else {
53 OUT_CS(0);
54 OUT_CS(0);
55 OUT_CS(0);
56 /* XXX also disable fastfill here once it's supported */
57 }
58 OUT_CS_REG(R300_RB3D_DITHER_CTL, blend->dither);
59 END_CS;
60 }
61
62 void r300_emit_blend_color_state(struct r300_context* r300, void* state)
63 {
64 struct r300_blend_color_state* bc = (struct r300_blend_color_state*)state;
65 struct r300_screen* r300screen = r300_screen(r300->context.screen);
66 CS_LOCALS(r300);
67
68 if (r300screen->caps->is_r500) {
69 BEGIN_CS(3);
70 OUT_CS_REG_SEQ(R500_RB3D_CONSTANT_COLOR_AR, 2);
71 OUT_CS(bc->blend_color_red_alpha);
72 OUT_CS(bc->blend_color_green_blue);
73 END_CS;
74 } else {
75 BEGIN_CS(2);
76 OUT_CS_REG(R300_RB3D_BLEND_COLOR, bc->blend_color);
77 END_CS;
78 }
79 }
80
81 void r300_emit_clip_state(struct r300_context* r300, void* state)
82 {
83 struct pipe_clip_state* clip = (struct pipe_clip_state*)state;
84 int i;
85 struct r300_screen* r300screen = r300_screen(r300->context.screen);
86 CS_LOCALS(r300);
87
88 if (r300screen->caps->has_tcl) {
89 BEGIN_CS(5 + (6 * 4));
90 OUT_CS_REG(R300_VAP_PVS_VECTOR_INDX_REG,
91 (r300screen->caps->is_r500 ?
92 R500_PVS_UCP_START : R300_PVS_UCP_START));
93 OUT_CS_ONE_REG(R300_VAP_PVS_UPLOAD_DATA, 6 * 4);
94 for (i = 0; i < 6; i++) {
95 OUT_CS_32F(clip->ucp[i][0]);
96 OUT_CS_32F(clip->ucp[i][1]);
97 OUT_CS_32F(clip->ucp[i][2]);
98 OUT_CS_32F(clip->ucp[i][3]);
99 }
100 OUT_CS_REG(R300_VAP_CLIP_CNTL, ((1 << clip->nr) - 1) |
101 R300_PS_UCP_MODE_CLIP_AS_TRIFAN);
102 END_CS;
103 } else {
104 BEGIN_CS(2);
105 OUT_CS_REG(R300_VAP_CLIP_CNTL, R300_CLIP_DISABLE);
106 END_CS;
107 }
108
109 }
110
111 void r300_emit_dsa_state(struct r300_context* r300, void* state)
112 {
113 struct r300_dsa_state* dsa = (struct r300_dsa_state*)state;
114 struct r300_screen* r300screen = r300_screen(r300->context.screen);
115 struct pipe_framebuffer_state* fb =
116 (struct pipe_framebuffer_state*)r300->fb_state.state;
117 CS_LOCALS(r300);
118
119 BEGIN_CS(r300screen->caps->is_r500 ? 8 : 6);
120 OUT_CS_REG(R300_FG_ALPHA_FUNC, dsa->alpha_function);
121
122 /* not needed since we use the 8bit alpha ref */
123 /*if (r300screen->caps->is_r500) {
124 OUT_CS_REG(R500_FG_ALPHA_VALUE, dsa->alpha_reference);
125 }*/
126
127 OUT_CS_REG_SEQ(R300_ZB_CNTL, 3);
128
129 if (fb->zsbuf) {
130 OUT_CS(dsa->z_buffer_control);
131 OUT_CS(dsa->z_stencil_control);
132 } else {
133 OUT_CS(0);
134 OUT_CS(0);
135 }
136
137 OUT_CS(dsa->stencil_ref_mask);
138
139 /* XXX it seems r3xx doesn't support STENCILREFMASK_BF */
140 if (r300screen->caps->is_r500) {
141 OUT_CS_REG(R500_ZB_STENCILREFMASK_BF, dsa->stencil_ref_bf);
142 }
143 END_CS;
144 }
145
146 static const float * get_shader_constant(
147 struct r300_context * r300,
148 struct rc_constant * constant,
149 struct r300_constant_buffer * externals)
150 {
151 struct r300_viewport_state* viewport =
152 (struct r300_viewport_state*)r300->viewport_state.state;
153 static float vec[4] = { 0.0, 0.0, 0.0, 1.0 };
154 struct pipe_texture *tex;
155
156 switch(constant->Type) {
157 case RC_CONSTANT_EXTERNAL:
158 return externals->constants[constant->u.External];
159
160 case RC_CONSTANT_IMMEDIATE:
161 return constant->u.Immediate;
162
163 case RC_CONSTANT_STATE:
164 switch (constant->u.State[0]) {
165 /* Factor for converting rectangle coords to
166 * normalized coords. Should only show up on non-r500. */
167 case RC_STATE_R300_TEXRECT_FACTOR:
168 tex = &r300->textures[constant->u.State[1]]->tex;
169 vec[0] = 1.0 / tex->width0;
170 vec[1] = 1.0 / tex->height0;
171 break;
172
173 /* Texture compare-fail value. Shouldn't ever show up, but if
174 * it does, we'll be ready. */
175 case RC_STATE_SHADOW_AMBIENT:
176 vec[3] = 0;
177 break;
178
179 case RC_STATE_R300_VIEWPORT_SCALE:
180 if (r300->tcl_bypass) {
181 vec[0] = 1;
182 vec[1] = 1;
183 vec[2] = 1;
184 } else {
185 vec[0] = viewport->xscale;
186 vec[1] = viewport->yscale;
187 vec[2] = viewport->zscale;
188 }
189 break;
190
191 case RC_STATE_R300_VIEWPORT_OFFSET:
192 if (!r300->tcl_bypass) {
193 vec[0] = viewport->xoffset;
194 vec[1] = viewport->yoffset;
195 vec[2] = viewport->zoffset;
196 }
197 break;
198
199 default:
200 debug_printf("r300: Implementation error: "
201 "Unknown RC_CONSTANT type %d\n", constant->u.State[0]);
202 }
203 break;
204
205 default:
206 debug_printf("r300: Implementation error: "
207 "Unhandled constant type %d\n", constant->Type);
208 }
209
210 /* This should either be (0, 0, 0, 1), which should be a relatively safe
211 * RGBA or STRQ value, or it could be one of the RC_CONSTANT_STATE
212 * state factors. */
213 return vec;
214 }
215
216 /* Convert a normal single-precision float into the 7.16 format
217 * used by the R300 fragment shader.
218 */
219 static uint32_t pack_float24(float f)
220 {
221 union {
222 float fl;
223 uint32_t u;
224 } u;
225 float mantissa;
226 int exponent;
227 uint32_t float24 = 0;
228
229 if (f == 0.0)
230 return 0;
231
232 u.fl = f;
233
234 mantissa = frexpf(f, &exponent);
235
236 /* Handle -ve */
237 if (mantissa < 0) {
238 float24 |= (1 << 23);
239 mantissa = mantissa * -1.0;
240 }
241 /* Handle exponent, bias of 63 */
242 exponent += 62;
243 float24 |= (exponent << 16);
244 /* Kill 7 LSB of mantissa */
245 float24 |= (u.u & 0x7FFFFF) >> 7;
246
247 return float24;
248 }
249
250 void r300_emit_fragment_program_code(struct r300_context* r300,
251 struct rX00_fragment_program_code* generic_code)
252 {
253 struct r300_fragment_program_code * code = &generic_code->code.r300;
254 int i;
255 CS_LOCALS(r300);
256
257 BEGIN_CS(15 +
258 code->alu.length * 4 +
259 (code->tex.length ? (1 + code->tex.length) : 0));
260
261 OUT_CS_REG(R300_US_CONFIG, code->config);
262 OUT_CS_REG(R300_US_PIXSIZE, code->pixsize);
263 OUT_CS_REG(R300_US_CODE_OFFSET, code->code_offset);
264
265 OUT_CS_REG_SEQ(R300_US_CODE_ADDR_0, 4);
266 for(i = 0; i < 4; ++i)
267 OUT_CS(code->code_addr[i]);
268
269 OUT_CS_REG_SEQ(R300_US_ALU_RGB_INST_0, code->alu.length);
270 for (i = 0; i < code->alu.length; i++)
271 OUT_CS(code->alu.inst[i].rgb_inst);
272
273 OUT_CS_REG_SEQ(R300_US_ALU_RGB_ADDR_0, code->alu.length);
274 for (i = 0; i < code->alu.length; i++)
275 OUT_CS(code->alu.inst[i].rgb_addr);
276
277 OUT_CS_REG_SEQ(R300_US_ALU_ALPHA_INST_0, code->alu.length);
278 for (i = 0; i < code->alu.length; i++)
279 OUT_CS(code->alu.inst[i].alpha_inst);
280
281 OUT_CS_REG_SEQ(R300_US_ALU_ALPHA_ADDR_0, code->alu.length);
282 for (i = 0; i < code->alu.length; i++)
283 OUT_CS(code->alu.inst[i].alpha_addr);
284
285 if (code->tex.length) {
286 OUT_CS_REG_SEQ(R300_US_TEX_INST_0, code->tex.length);
287 for(i = 0; i < code->tex.length; ++i)
288 OUT_CS(code->tex.inst[i]);
289 }
290
291 END_CS;
292 }
293
294 void r300_emit_fs_constant_buffer(struct r300_context* r300,
295 struct rc_constant_list* constants)
296 {
297 int i;
298 CS_LOCALS(r300);
299
300 if (constants->Count == 0)
301 return;
302
303 BEGIN_CS(constants->Count * 4 + 1);
304 OUT_CS_REG_SEQ(R300_PFS_PARAM_0_X, constants->Count * 4);
305 for(i = 0; i < constants->Count; ++i) {
306 const float * data = get_shader_constant(r300,
307 &constants->Constants[i],
308 &r300->shader_constants[PIPE_SHADER_FRAGMENT]);
309 OUT_CS(pack_float24(data[0]));
310 OUT_CS(pack_float24(data[1]));
311 OUT_CS(pack_float24(data[2]));
312 OUT_CS(pack_float24(data[3]));
313 }
314 END_CS;
315 }
316
317 static void r300_emit_fragment_depth_config(struct r300_context* r300,
318 struct r300_fragment_shader* fs)
319 {
320 CS_LOCALS(r300);
321
322 BEGIN_CS(4);
323 if (r300_fragment_shader_writes_depth(fs)) {
324 OUT_CS_REG(R300_FG_DEPTH_SRC, R300_FG_DEPTH_SRC_SHADER);
325 OUT_CS_REG(R300_US_W_FMT, R300_W_FMT_W24 | R300_W_SRC_US);
326 } else {
327 OUT_CS_REG(R300_FG_DEPTH_SRC, R300_FG_DEPTH_SRC_SCAN);
328 OUT_CS_REG(R300_US_W_FMT, R300_W_FMT_W0 | R300_W_SRC_US);
329 }
330 END_CS;
331 }
332
333 void r500_emit_fragment_program_code(struct r300_context* r300,
334 struct rX00_fragment_program_code* generic_code)
335 {
336 struct r500_fragment_program_code * code = &generic_code->code.r500;
337 int i;
338 CS_LOCALS(r300);
339
340 BEGIN_CS(13 +
341 ((code->inst_end + 1) * 6));
342 OUT_CS_REG(R500_US_CONFIG, R500_ZERO_TIMES_ANYTHING_EQUALS_ZERO);
343 OUT_CS_REG(R500_US_PIXSIZE, code->max_temp_idx);
344 OUT_CS_REG(R500_US_CODE_RANGE,
345 R500_US_CODE_RANGE_ADDR(0) | R500_US_CODE_RANGE_SIZE(code->inst_end));
346 OUT_CS_REG(R500_US_CODE_OFFSET, 0);
347 OUT_CS_REG(R500_US_CODE_ADDR,
348 R500_US_CODE_START_ADDR(0) | R500_US_CODE_END_ADDR(code->inst_end));
349
350 OUT_CS_REG(R500_GA_US_VECTOR_INDEX, R500_GA_US_VECTOR_INDEX_TYPE_INSTR);
351 OUT_CS_ONE_REG(R500_GA_US_VECTOR_DATA, (code->inst_end + 1) * 6);
352 for (i = 0; i <= code->inst_end; i++) {
353 OUT_CS(code->inst[i].inst0);
354 OUT_CS(code->inst[i].inst1);
355 OUT_CS(code->inst[i].inst2);
356 OUT_CS(code->inst[i].inst3);
357 OUT_CS(code->inst[i].inst4);
358 OUT_CS(code->inst[i].inst5);
359 }
360
361 END_CS;
362 }
363
364 void r500_emit_fs_constant_buffer(struct r300_context* r300,
365 struct rc_constant_list* constants)
366 {
367 int i;
368 CS_LOCALS(r300);
369
370 if (constants->Count == 0)
371 return;
372
373 BEGIN_CS(constants->Count * 4 + 3);
374 OUT_CS_REG(R500_GA_US_VECTOR_INDEX, R500_GA_US_VECTOR_INDEX_TYPE_CONST);
375 OUT_CS_ONE_REG(R500_GA_US_VECTOR_DATA, constants->Count * 4);
376 for (i = 0; i < constants->Count; i++) {
377 const float * data = get_shader_constant(r300,
378 &constants->Constants[i],
379 &r300->shader_constants[PIPE_SHADER_FRAGMENT]);
380 OUT_CS_32F(data[0]);
381 OUT_CS_32F(data[1]);
382 OUT_CS_32F(data[2]);
383 OUT_CS_32F(data[3]);
384 }
385 END_CS;
386 }
387
388 void r300_emit_fb_state(struct r300_context* r300, void* state)
389 {
390 struct pipe_framebuffer_state* fb = (struct pipe_framebuffer_state*)state;
391 struct r300_texture* tex;
392 struct pipe_surface* surf;
393 int i;
394 CS_LOCALS(r300);
395
396 BEGIN_CS((10 * fb->nr_cbufs) + (2 * (4 - fb->nr_cbufs)) +
397 (fb->zsbuf ? 10 : 0) + 6);
398
399 /* Flush and free renderbuffer caches. */
400 OUT_CS_REG(R300_RB3D_DSTCACHE_CTLSTAT,
401 R300_RB3D_DSTCACHE_CTLSTAT_DC_FREE_FREE_3D_TAGS |
402 R300_RB3D_DSTCACHE_CTLSTAT_DC_FLUSH_FLUSH_DIRTY_3D);
403 OUT_CS_REG(R300_ZB_ZCACHE_CTLSTAT,
404 R300_ZB_ZCACHE_CTLSTAT_ZC_FLUSH_FLUSH_AND_FREE |
405 R300_ZB_ZCACHE_CTLSTAT_ZC_FREE_FREE);
406
407 /* Set the number of colorbuffers. */
408 if (fb->nr_cbufs > 1) {
409 OUT_CS_REG(R300_RB3D_CCTL,
410 R300_RB3D_CCTL_NUM_MULTIWRITES(fb->nr_cbufs) |
411 R300_RB3D_CCTL_INDEPENDENT_COLOR_CHANNEL_MASK_ENABLE |
412 R300_RB3D_CCTL_INDEPENDENT_COLORFORMAT_ENABLE_ENABLE);
413 } else {
414 OUT_CS_REG(R300_RB3D_CCTL, 0x0);
415 }
416
417 /* Set up colorbuffers. */
418 for (i = 0; i < fb->nr_cbufs; i++) {
419 surf = fb->cbufs[i];
420 tex = (struct r300_texture*)surf->texture;
421 assert(tex && tex->buffer && "cbuf is marked, but NULL!");
422
423 OUT_CS_REG_SEQ(R300_RB3D_COLOROFFSET0 + (4 * i), 1);
424 OUT_CS_RELOC(tex->buffer, surf->offset, 0, RADEON_GEM_DOMAIN_VRAM, 0);
425
426 OUT_CS_REG_SEQ(R300_RB3D_COLORPITCH0 + (4 * i), 1);
427 OUT_CS_RELOC(tex->buffer, tex->pitch[surf->level] |
428 r300_translate_colorformat(tex->tex.format) |
429 R300_COLOR_TILE(tex->macrotile) |
430 R300_COLOR_MICROTILE(tex->microtile),
431 0, RADEON_GEM_DOMAIN_VRAM, 0);
432
433 OUT_CS_REG(R300_US_OUT_FMT_0 + (4 * i),
434 r300_translate_out_fmt(surf->format));
435 }
436
437 /* Disable unused colorbuffers. */
438 for (; i < 4; i++) {
439 OUT_CS_REG(R300_US_OUT_FMT_0 + (4 * i), R300_US_OUT_FMT_UNUSED);
440 }
441
442 /* Set up a zbuffer. */
443 if (fb->zsbuf) {
444 surf = fb->zsbuf;
445 tex = (struct r300_texture*)surf->texture;
446 assert(tex && tex->buffer && "zsbuf is marked, but NULL!");
447
448 OUT_CS_REG_SEQ(R300_ZB_DEPTHOFFSET, 1);
449 OUT_CS_RELOC(tex->buffer, surf->offset, 0, RADEON_GEM_DOMAIN_VRAM, 0);
450
451 OUT_CS_REG(R300_ZB_FORMAT, r300_translate_zsformat(tex->tex.format));
452
453 OUT_CS_REG_SEQ(R300_ZB_DEPTHPITCH, 1);
454 OUT_CS_RELOC(tex->buffer, tex->pitch[surf->level] |
455 R300_DEPTHMACROTILE(tex->macrotile) |
456 R300_DEPTHMICROTILE(tex->microtile),
457 0, RADEON_GEM_DOMAIN_VRAM, 0);
458 }
459
460 END_CS;
461 }
462
463 static void r300_emit_query_start(struct r300_context *r300)
464 {
465 struct r300_capabilities *caps = r300_screen(r300->context.screen)->caps;
466 struct r300_query *query = r300->query_current;
467 CS_LOCALS(r300);
468
469 if (!query)
470 return;
471
472 BEGIN_CS(4);
473 if (caps->family == CHIP_FAMILY_RV530) {
474 OUT_CS_REG(RV530_FG_ZBREG_DEST, RV530_FG_ZBREG_DEST_PIPE_SELECT_ALL);
475 } else {
476 OUT_CS_REG(R300_SU_REG_DEST, R300_RASTER_PIPE_SELECT_ALL);
477 }
478 OUT_CS_REG(R300_ZB_ZPASS_DATA, 0);
479 END_CS;
480 query->begin_emitted = TRUE;
481 }
482
483
484 static void r300_emit_query_finish(struct r300_context *r300,
485 struct r300_query *query)
486 {
487 struct r300_capabilities* caps = r300_screen(r300->context.screen)->caps;
488 CS_LOCALS(r300);
489
490 assert(caps->num_frag_pipes);
491
492 BEGIN_CS(6 * caps->num_frag_pipes + 2);
493 /* I'm not so sure I like this switch, but it's hard to be elegant
494 * when there's so many special cases...
495 *
496 * So here's the basic idea. For each pipe, enable writes to it only,
497 * then put out the relocation for ZPASS_ADDR, taking into account a
498 * 4-byte offset for each pipe. RV380 and older are special; they have
499 * only two pipes, and the second pipe's enable is on bit 3, not bit 1,
500 * so there's a chipset cap for that. */
501 switch (caps->num_frag_pipes) {
502 case 4:
503 /* pipe 3 only */
504 OUT_CS_REG(R300_SU_REG_DEST, 1 << 3);
505 OUT_CS_REG_SEQ(R300_ZB_ZPASS_ADDR, 1);
506 OUT_CS_RELOC(r300->oqbo, query->offset + (sizeof(uint32_t) * 3),
507 0, RADEON_GEM_DOMAIN_GTT, 0);
508 case 3:
509 /* pipe 2 only */
510 OUT_CS_REG(R300_SU_REG_DEST, 1 << 2);
511 OUT_CS_REG_SEQ(R300_ZB_ZPASS_ADDR, 1);
512 OUT_CS_RELOC(r300->oqbo, query->offset + (sizeof(uint32_t) * 2),
513 0, RADEON_GEM_DOMAIN_GTT, 0);
514 case 2:
515 /* pipe 1 only */
516 /* As mentioned above, accomodate RV380 and older. */
517 OUT_CS_REG(R300_SU_REG_DEST,
518 1 << (caps->high_second_pipe ? 3 : 1));
519 OUT_CS_REG_SEQ(R300_ZB_ZPASS_ADDR, 1);
520 OUT_CS_RELOC(r300->oqbo, query->offset + (sizeof(uint32_t) * 1),
521 0, RADEON_GEM_DOMAIN_GTT, 0);
522 case 1:
523 /* pipe 0 only */
524 OUT_CS_REG(R300_SU_REG_DEST, 1 << 0);
525 OUT_CS_REG_SEQ(R300_ZB_ZPASS_ADDR, 1);
526 OUT_CS_RELOC(r300->oqbo, query->offset + (sizeof(uint32_t) * 0),
527 0, RADEON_GEM_DOMAIN_GTT, 0);
528 break;
529 default:
530 debug_printf("r300: Implementation error: Chipset reports %d"
531 " pixel pipes!\n", caps->num_frag_pipes);
532 assert(0);
533 }
534
535 /* And, finally, reset it to normal... */
536 OUT_CS_REG(R300_SU_REG_DEST, 0xF);
537 END_CS;
538 }
539
540 static void rv530_emit_query_single(struct r300_context *r300,
541 struct r300_query *query)
542 {
543 CS_LOCALS(r300);
544
545 BEGIN_CS(8);
546 OUT_CS_REG(RV530_FG_ZBREG_DEST, RV530_FG_ZBREG_DEST_PIPE_SELECT_0);
547 OUT_CS_REG_SEQ(R300_ZB_ZPASS_ADDR, 1);
548 OUT_CS_RELOC(r300->oqbo, query->offset, 0, RADEON_GEM_DOMAIN_GTT, 0);
549 OUT_CS_REG(RV530_FG_ZBREG_DEST, RV530_FG_ZBREG_DEST_PIPE_SELECT_ALL);
550 END_CS;
551 }
552
553 static void rv530_emit_query_double(struct r300_context *r300,
554 struct r300_query *query)
555 {
556 CS_LOCALS(r300);
557
558 BEGIN_CS(14);
559 OUT_CS_REG(RV530_FG_ZBREG_DEST, RV530_FG_ZBREG_DEST_PIPE_SELECT_0);
560 OUT_CS_REG_SEQ(R300_ZB_ZPASS_ADDR, 1);
561 OUT_CS_RELOC(r300->oqbo, query->offset, 0, RADEON_GEM_DOMAIN_GTT, 0);
562 OUT_CS_REG(RV530_FG_ZBREG_DEST, RV530_FG_ZBREG_DEST_PIPE_SELECT_1);
563 OUT_CS_REG_SEQ(R300_ZB_ZPASS_ADDR, 1);
564 OUT_CS_RELOC(r300->oqbo, query->offset + sizeof(uint32_t), 0, RADEON_GEM_DOMAIN_GTT, 0);
565 OUT_CS_REG(RV530_FG_ZBREG_DEST, RV530_FG_ZBREG_DEST_PIPE_SELECT_ALL);
566 END_CS;
567 }
568
569 void r300_emit_query_end(struct r300_context* r300)
570 {
571 struct r300_capabilities *caps = r300_screen(r300->context.screen)->caps;
572 struct r300_query *query = r300->query_current;
573
574 if (!query)
575 return;
576
577 if (query->begin_emitted == FALSE)
578 return;
579
580 if (caps->family == CHIP_FAMILY_RV530) {
581 if (caps->num_z_pipes == 2)
582 rv530_emit_query_double(r300, query);
583 else
584 rv530_emit_query_single(r300, query);
585 } else
586 r300_emit_query_finish(r300, query);
587 }
588
589 void r300_emit_rs_state(struct r300_context* r300, void* state)
590 {
591 struct r300_rs_state* rs = (struct r300_rs_state*)state;
592 float scale, offset;
593 CS_LOCALS(r300);
594
595 BEGIN_CS(18 + (rs->polygon_offset_enable ? 5 : 0));
596 OUT_CS_REG(R300_VAP_CNTL_STATUS, rs->vap_control_status);
597
598 OUT_CS_REG(R300_GB_AA_CONFIG, rs->antialiasing_config);
599
600 OUT_CS_REG(R300_GA_POINT_SIZE, rs->point_size);
601 OUT_CS_REG_SEQ(R300_GA_POINT_MINMAX, 2);
602 OUT_CS(rs->point_minmax);
603 OUT_CS(rs->line_control);
604
605 if (rs->polygon_offset_enable) {
606 scale = rs->depth_scale * 12;
607 offset = rs->depth_offset;
608
609 switch (r300->zbuffer_bpp) {
610 case 16:
611 offset *= 4;
612 break;
613 case 24:
614 offset *= 2;
615 break;
616 }
617
618 OUT_CS_REG_SEQ(R300_SU_POLY_OFFSET_FRONT_SCALE, 4);
619 OUT_CS_32F(scale);
620 OUT_CS_32F(offset);
621 OUT_CS_32F(scale);
622 OUT_CS_32F(offset);
623 }
624
625 OUT_CS_REG_SEQ(R300_SU_POLY_OFFSET_ENABLE, 2);
626 OUT_CS(rs->polygon_offset_enable);
627 OUT_CS(rs->cull_mode);
628 OUT_CS_REG(R300_GA_LINE_STIPPLE_CONFIG, rs->line_stipple_config);
629 OUT_CS_REG(R300_GA_LINE_STIPPLE_VALUE, rs->line_stipple_value);
630 OUT_CS_REG(R300_GA_POLY_MODE, rs->polygon_mode);
631 END_CS;
632 }
633
634 void r300_emit_rs_block_state(struct r300_context* r300, void* state)
635 {
636 struct r300_rs_block* rs = (struct r300_rs_block*)state;
637 unsigned i;
638 struct r300_screen* r300screen = r300_screen(r300->context.screen);
639 CS_LOCALS(r300);
640
641 DBG(r300, DBG_DRAW, "r300: RS emit:\n");
642
643 BEGIN_CS(21);
644 if (r300screen->caps->is_r500) {
645 OUT_CS_REG_SEQ(R500_RS_IP_0, 8);
646 } else {
647 OUT_CS_REG_SEQ(R300_RS_IP_0, 8);
648 }
649 for (i = 0; i < 8; i++) {
650 OUT_CS(rs->ip[i]);
651 DBG(r300, DBG_DRAW, " : ip %d: 0x%08x\n", i, rs->ip[i]);
652 }
653
654 OUT_CS_REG_SEQ(R300_RS_COUNT, 2);
655 OUT_CS(rs->count);
656 OUT_CS(rs->inst_count);
657
658 if (r300screen->caps->is_r500) {
659 OUT_CS_REG_SEQ(R500_RS_INST_0, 8);
660 } else {
661 OUT_CS_REG_SEQ(R300_RS_INST_0, 8);
662 }
663 for (i = 0; i < 8; i++) {
664 OUT_CS(rs->inst[i]);
665 DBG(r300, DBG_DRAW, " : inst %d: 0x%08x\n", i, rs->inst[i]);
666 }
667
668 DBG(r300, DBG_DRAW, " : count: 0x%08x inst_count: 0x%08x\n",
669 rs->count, rs->inst_count);
670
671 END_CS;
672 }
673
674 void r300_emit_scissor_state(struct r300_context* r300, void* state)
675 {
676 unsigned minx, miny, maxx, maxy;
677 uint32_t top_left, bottom_right;
678 struct r300_screen* r300screen = r300_screen(r300->context.screen);
679 struct pipe_scissor_state* scissor = (struct pipe_scissor_state*)state;
680 struct pipe_framebuffer_state* fb =
681 (struct pipe_framebuffer_state*)r300->fb_state.state;
682 CS_LOCALS(r300);
683
684 minx = miny = 0;
685 maxx = fb->width;
686 maxy = fb->height;
687
688 if (((struct r300_rs_state*)r300->rs_state.state)->rs.scissor) {
689 minx = MAX2(minx, scissor->minx);
690 miny = MAX2(miny, scissor->miny);
691 maxx = MIN2(maxx, scissor->maxx);
692 maxy = MIN2(maxy, scissor->maxy);
693 }
694
695 /* Special case for zero-area scissor.
696 *
697 * We can't allow the variables maxx and maxy to be zero because they are
698 * subtracted from later in the code, which would cause emitting ~0 and
699 * making the kernel checker angry.
700 *
701 * Let's consider we change maxx and maxy to 1, which is effectively
702 * a one-pixel area. We must then change minx and miny to a number which is
703 * greater than 1 to get the zero area back. */
704 if (!maxx || !maxy) {
705 minx = 2;
706 miny = 2;
707 maxx = 1;
708 maxy = 1;
709 }
710
711 if (r300screen->caps->is_r500) {
712 top_left =
713 (minx << R300_SCISSORS_X_SHIFT) |
714 (miny << R300_SCISSORS_Y_SHIFT);
715 bottom_right =
716 ((maxx - 1) << R300_SCISSORS_X_SHIFT) |
717 ((maxy - 1) << R300_SCISSORS_Y_SHIFT);
718 } else {
719 /* Offset of 1440 in non-R500 chipsets. */
720 top_left =
721 ((minx + 1440) << R300_SCISSORS_X_SHIFT) |
722 ((miny + 1440) << R300_SCISSORS_Y_SHIFT);
723 bottom_right =
724 (((maxx - 1) + 1440) << R300_SCISSORS_X_SHIFT) |
725 (((maxy - 1) + 1440) << R300_SCISSORS_Y_SHIFT);
726 }
727
728 BEGIN_CS(3);
729 OUT_CS_REG_SEQ(R300_SC_SCISSORS_TL, 2);
730 OUT_CS(top_left);
731 OUT_CS(bottom_right);
732 END_CS;
733 }
734
735 void r300_emit_texture(struct r300_context* r300,
736 struct r300_sampler_state* sampler,
737 struct r300_texture* tex,
738 unsigned offset)
739 {
740 uint32_t filter0 = sampler->filter0;
741 uint32_t format0 = tex->state.format0;
742 unsigned min_level, max_level;
743 CS_LOCALS(r300);
744
745 /* to emulate 1D textures through 2D ones correctly */
746 if (tex->tex.target == PIPE_TEXTURE_1D) {
747 filter0 &= ~R300_TX_WRAP_T_MASK;
748 filter0 |= R300_TX_WRAP_T(R300_TX_CLAMP_TO_EDGE);
749 }
750
751 if (tex->is_npot) {
752 /* NPOT textures don't support mip filter, unfortunately.
753 * This prevents incorrect rendering. */
754 filter0 &= ~R300_TX_MIN_FILTER_MIP_MASK;
755 } else {
756 /* determine min/max levels */
757 /* the MAX_MIP level is the largest (finest) one */
758 max_level = MIN2(sampler->max_lod, tex->tex.last_level);
759 min_level = MIN2(sampler->min_lod, max_level);
760 format0 |= R300_TX_NUM_LEVELS(max_level);
761 filter0 |= R300_TX_MAX_MIP_LEVEL(min_level);
762 }
763
764 BEGIN_CS(16);
765 OUT_CS_REG(R300_TX_FILTER0_0 + (offset * 4), filter0 |
766 (offset << 28));
767 OUT_CS_REG(R300_TX_FILTER1_0 + (offset * 4), sampler->filter1);
768 OUT_CS_REG(R300_TX_BORDER_COLOR_0 + (offset * 4), sampler->border_color);
769
770 OUT_CS_REG(R300_TX_FORMAT0_0 + (offset * 4), format0);
771 OUT_CS_REG(R300_TX_FORMAT1_0 + (offset * 4), tex->state.format1);
772 OUT_CS_REG(R300_TX_FORMAT2_0 + (offset * 4), tex->state.format2);
773 OUT_CS_REG_SEQ(R300_TX_OFFSET_0 + (offset * 4), 1);
774 OUT_CS_RELOC(tex->buffer,
775 R300_TXO_MACRO_TILE(tex->macrotile) |
776 R300_TXO_MICRO_TILE(tex->microtile),
777 RADEON_GEM_DOMAIN_GTT | RADEON_GEM_DOMAIN_VRAM, 0, 0);
778 END_CS;
779 }
780
781 void r300_emit_aos(struct r300_context* r300, unsigned offset)
782 {
783 struct pipe_vertex_buffer *vb1, *vb2, *vbuf = r300->vertex_buffer;
784 struct pipe_vertex_element *velem = r300->vertex_element;
785 int i;
786 unsigned size1, size2, aos_count = r300->vertex_element_count;
787 unsigned packet_size = (aos_count * 3 + 1) / 2;
788 CS_LOCALS(r300);
789
790 BEGIN_CS(2 + packet_size + aos_count * 2);
791 OUT_CS_PKT3(R300_PACKET3_3D_LOAD_VBPNTR, packet_size);
792 OUT_CS(aos_count);
793
794 for (i = 0; i < aos_count - 1; i += 2) {
795 vb1 = &vbuf[velem[i].vertex_buffer_index];
796 vb2 = &vbuf[velem[i+1].vertex_buffer_index];
797 size1 = util_format_get_blocksize(velem[i].src_format);
798 size2 = util_format_get_blocksize(velem[i+1].src_format);
799
800 OUT_CS(R300_VBPNTR_SIZE0(size1) | R300_VBPNTR_STRIDE0(vb1->stride) |
801 R300_VBPNTR_SIZE1(size2) | R300_VBPNTR_STRIDE1(vb2->stride));
802 OUT_CS(vb1->buffer_offset + velem[i].src_offset + offset * vb1->stride);
803 OUT_CS(vb2->buffer_offset + velem[i+1].src_offset + offset * vb2->stride);
804 }
805
806 if (aos_count & 1) {
807 vb1 = &vbuf[velem[i].vertex_buffer_index];
808 size1 = util_format_get_blocksize(velem[i].src_format);
809
810 OUT_CS(R300_VBPNTR_SIZE0(size1) | R300_VBPNTR_STRIDE0(vb1->stride));
811 OUT_CS(vb1->buffer_offset + velem[i].src_offset + offset * vb1->stride);
812 }
813
814 for (i = 0; i < aos_count; i++) {
815 OUT_CS_RELOC_NO_OFFSET(vbuf[velem[i].vertex_buffer_index].buffer,
816 RADEON_GEM_DOMAIN_GTT, 0, 0);
817 }
818 END_CS;
819 }
820
821 void r300_emit_vertex_format_state(struct r300_context* r300, void* state)
822 {
823 struct r300_vertex_info* vertex_info = (struct r300_vertex_info*)state;
824 unsigned i;
825 CS_LOCALS(r300);
826
827 DBG(r300, DBG_DRAW, "r300: VAP/PSC emit:\n");
828
829 BEGIN_CS(26);
830 OUT_CS_REG(R300_VAP_VTX_SIZE, vertex_info->vinfo.size);
831
832 OUT_CS_REG_SEQ(R300_VAP_VTX_STATE_CNTL, 2);
833 OUT_CS(vertex_info->vinfo.hwfmt[0]);
834 OUT_CS(vertex_info->vinfo.hwfmt[1]);
835 OUT_CS_REG_SEQ(R300_VAP_OUTPUT_VTX_FMT_0, 2);
836 OUT_CS(vertex_info->vinfo.hwfmt[2]);
837 OUT_CS(vertex_info->vinfo.hwfmt[3]);
838 for (i = 0; i < 4; i++) {
839 DBG(r300, DBG_DRAW, " : hwfmt%d: 0x%08x\n", i,
840 vertex_info->vinfo.hwfmt[i]);
841 }
842
843 OUT_CS_REG_SEQ(R300_VAP_PROG_STREAM_CNTL_0, 8);
844 for (i = 0; i < 8; i++) {
845 OUT_CS(vertex_info->vap_prog_stream_cntl[i]);
846 DBG(r300, DBG_DRAW, " : prog_stream_cntl%d: 0x%08x\n", i,
847 vertex_info->vap_prog_stream_cntl[i]);
848 }
849 OUT_CS_REG_SEQ(R300_VAP_PROG_STREAM_CNTL_EXT_0, 8);
850 for (i = 0; i < 8; i++) {
851 OUT_CS(vertex_info->vap_prog_stream_cntl_ext[i]);
852 DBG(r300, DBG_DRAW, " : prog_stream_cntl_ext%d: 0x%08x\n", i,
853 vertex_info->vap_prog_stream_cntl_ext[i]);
854 }
855 END_CS;
856 }
857
858
859 void r300_emit_vertex_program_code(struct r300_context* r300,
860 struct r300_vertex_program_code* code)
861 {
862 int i;
863 struct r300_screen* r300screen = r300_screen(r300->context.screen);
864 unsigned instruction_count = code->length / 4;
865
866 int vtx_mem_size = r300screen->caps->is_r500 ? 128 : 72;
867 int input_count = MAX2(util_bitcount(code->InputsRead), 1);
868 int output_count = MAX2(util_bitcount(code->OutputsWritten), 1);
869 int temp_count = MAX2(code->num_temporaries, 1);
870 int pvs_num_slots = MIN3(vtx_mem_size / input_count,
871 vtx_mem_size / output_count, 10);
872 int pvs_num_controllers = MIN2(vtx_mem_size / temp_count, 6);
873
874 CS_LOCALS(r300);
875
876 if (!r300screen->caps->has_tcl) {
877 debug_printf("r300: Implementation error: emit_vertex_shader called,"
878 " but has_tcl is FALSE!\n");
879 return;
880 }
881
882 BEGIN_CS(9 + code->length);
883 /* R300_VAP_PVS_CODE_CNTL_0
884 * R300_VAP_PVS_CONST_CNTL
885 * R300_VAP_PVS_CODE_CNTL_1
886 * See the r5xx docs for instructions on how to use these. */
887 OUT_CS_REG_SEQ(R300_VAP_PVS_CODE_CNTL_0, 3);
888 OUT_CS(R300_PVS_FIRST_INST(0) |
889 R300_PVS_XYZW_VALID_INST(instruction_count - 1) |
890 R300_PVS_LAST_INST(instruction_count - 1));
891 OUT_CS(R300_PVS_MAX_CONST_ADDR(code->constants.Count - 1));
892 OUT_CS(instruction_count - 1);
893
894 OUT_CS_REG(R300_VAP_PVS_VECTOR_INDX_REG, 0);
895 OUT_CS_ONE_REG(R300_VAP_PVS_UPLOAD_DATA, code->length);
896 for (i = 0; i < code->length; i++)
897 OUT_CS(code->body.d[i]);
898
899 OUT_CS_REG(R300_VAP_CNTL, R300_PVS_NUM_SLOTS(pvs_num_slots) |
900 R300_PVS_NUM_CNTLRS(pvs_num_controllers) |
901 R300_PVS_NUM_FPUS(r300screen->caps->num_vert_fpus) |
902 R300_PVS_VF_MAX_VTX_NUM(12) |
903 (r300screen->caps->is_r500 ? R500_TCL_STATE_OPTIMIZATION : 0));
904 END_CS;
905 }
906
907 void r300_emit_vertex_shader(struct r300_context* r300,
908 struct r300_vertex_shader* vs)
909 {
910 r300_emit_vertex_program_code(r300, &vs->code);
911 }
912
913 void r300_emit_vs_constant_buffer(struct r300_context* r300,
914 struct rc_constant_list* constants)
915 {
916 int i;
917 struct r300_screen* r300screen = r300_screen(r300->context.screen);
918 CS_LOCALS(r300);
919
920 if (!r300screen->caps->has_tcl) {
921 debug_printf("r300: Implementation error: emit_vertex_shader called,"
922 " but has_tcl is FALSE!\n");
923 return;
924 }
925
926 if (constants->Count == 0)
927 return;
928
929 BEGIN_CS(constants->Count * 4 + 3);
930 OUT_CS_REG(R300_VAP_PVS_VECTOR_INDX_REG,
931 (r300screen->caps->is_r500 ?
932 R500_PVS_CONST_START : R300_PVS_CONST_START));
933 OUT_CS_ONE_REG(R300_VAP_PVS_UPLOAD_DATA, constants->Count * 4);
934 for (i = 0; i < constants->Count; i++) {
935 const float * data = get_shader_constant(r300,
936 &constants->Constants[i],
937 &r300->shader_constants[PIPE_SHADER_VERTEX]);
938 OUT_CS_32F(data[0]);
939 OUT_CS_32F(data[1]);
940 OUT_CS_32F(data[2]);
941 OUT_CS_32F(data[3]);
942 }
943 END_CS;
944 }
945
946 void r300_emit_viewport_state(struct r300_context* r300, void* state)
947 {
948 struct r300_viewport_state* viewport = (struct r300_viewport_state*)state;
949 CS_LOCALS(r300);
950
951 if (r300->tcl_bypass) {
952 BEGIN_CS(2);
953 OUT_CS_REG(R300_VAP_VTE_CNTL, 0);
954 END_CS;
955 } else {
956 BEGIN_CS(9);
957 OUT_CS_REG_SEQ(R300_SE_VPORT_XSCALE, 6);
958 OUT_CS_32F(viewport->xscale);
959 OUT_CS_32F(viewport->xoffset);
960 OUT_CS_32F(viewport->yscale);
961 OUT_CS_32F(viewport->yoffset);
962 OUT_CS_32F(viewport->zscale);
963 OUT_CS_32F(viewport->zoffset);
964 OUT_CS_REG(R300_VAP_VTE_CNTL, viewport->vte_control);
965 END_CS;
966 }
967 }
968
969 void r300_emit_texture_count(struct r300_context* r300)
970 {
971 uint32_t tx_enable = 0;
972 int i;
973 CS_LOCALS(r300);
974
975 /* Notice that texture_count and sampler_count are just sizes
976 * of the respective arrays. We still have to check for the individual
977 * elements. */
978 for (i = 0; i < MIN2(r300->sampler_count, r300->texture_count); i++) {
979 if (r300->textures[i]) {
980 tx_enable |= 1 << i;
981 }
982 }
983
984 BEGIN_CS(2);
985 OUT_CS_REG(R300_TX_ENABLE, tx_enable);
986 END_CS;
987
988 }
989
990 void r300_emit_ztop_state(struct r300_context* r300, void* state)
991 {
992 struct r300_ztop_state* ztop = (struct r300_ztop_state*)state;
993 CS_LOCALS(r300);
994
995 BEGIN_CS(2);
996 OUT_CS_REG(R300_ZB_ZTOP, ztop->z_buffer_top);
997 END_CS;
998 }
999
1000 void r300_flush_textures(struct r300_context* r300)
1001 {
1002 CS_LOCALS(r300);
1003
1004 BEGIN_CS(2);
1005 OUT_CS_REG(R300_TX_INVALTAGS, 0);
1006 END_CS;
1007 }
1008
1009 static void r300_flush_pvs(struct r300_context* r300)
1010 {
1011 CS_LOCALS(r300);
1012
1013 BEGIN_CS(2);
1014 OUT_CS_REG(R300_VAP_PVS_STATE_FLUSH_REG, 0x0);
1015 END_CS;
1016 }
1017
1018 void r300_emit_buffer_validate(struct r300_context *r300)
1019 {
1020 struct pipe_framebuffer_state* fb =
1021 (struct pipe_framebuffer_state*)r300->fb_state.state;
1022 struct r300_texture* tex;
1023 unsigned i;
1024 boolean invalid = FALSE;
1025
1026 /* Clean out BOs. */
1027 r300->winsys->reset_bos(r300->winsys);
1028
1029 validate:
1030 /* Color buffers... */
1031 for (i = 0; i < fb->nr_cbufs; i++) {
1032 tex = (struct r300_texture*)fb->cbufs[i]->texture;
1033 assert(tex && tex->buffer && "cbuf is marked, but NULL!");
1034 if (!r300->winsys->add_buffer(r300->winsys, tex->buffer,
1035 0, RADEON_GEM_DOMAIN_VRAM)) {
1036 r300->context.flush(&r300->context, 0, NULL);
1037 goto validate;
1038 }
1039 }
1040 /* ...depth buffer... */
1041 if (fb->zsbuf) {
1042 tex = (struct r300_texture*)fb->zsbuf->texture;
1043 assert(tex && tex->buffer && "zsbuf is marked, but NULL!");
1044 if (!r300->winsys->add_buffer(r300->winsys, tex->buffer,
1045 0, RADEON_GEM_DOMAIN_VRAM)) {
1046 r300->context.flush(&r300->context, 0, NULL);
1047 goto validate;
1048 }
1049 }
1050 /* ...textures... */
1051 for (i = 0; i < r300->texture_count; i++) {
1052 tex = r300->textures[i];
1053 if (!tex)
1054 continue;
1055 if (!r300->winsys->add_buffer(r300->winsys, tex->buffer,
1056 RADEON_GEM_DOMAIN_GTT | RADEON_GEM_DOMAIN_VRAM, 0)) {
1057 r300->context.flush(&r300->context, 0, NULL);
1058 goto validate;
1059 }
1060 }
1061 /* ...occlusion query buffer... */
1062 if (r300->dirty_state & R300_NEW_QUERY) {
1063 if (!r300->winsys->add_buffer(r300->winsys, r300->oqbo,
1064 0, RADEON_GEM_DOMAIN_GTT)) {
1065 r300->context.flush(&r300->context, 0, NULL);
1066 goto validate;
1067 }
1068 }
1069 /* ...and vertex buffer. */
1070 if (r300->vbo) {
1071 if (!r300->winsys->add_buffer(r300->winsys, r300->vbo,
1072 RADEON_GEM_DOMAIN_GTT, 0)) {
1073 r300->context.flush(&r300->context, 0, NULL);
1074 goto validate;
1075 }
1076 } else {
1077 /* debug_printf("No VBO while emitting dirty state!\n"); */
1078 }
1079 if (!r300->winsys->validate(r300->winsys)) {
1080 r300->context.flush(&r300->context, 0, NULL);
1081 if (invalid) {
1082 /* Well, hell. */
1083 debug_printf("r300: Stuck in validation loop, gonna quit now.");
1084 exit(1);
1085 }
1086 invalid = TRUE;
1087 goto validate;
1088 }
1089 }
1090
1091 /* Emit all dirty state. */
1092 void r300_emit_dirty_state(struct r300_context* r300)
1093 {
1094 struct r300_screen* r300screen = r300_screen(r300->context.screen);
1095 struct r300_atom* atom;
1096 unsigned i, dwords = 1024;
1097 int dirty_tex = 0;
1098
1099 /* Check the required number of dwords against the space remaining in the
1100 * current CS object. If we need more, then flush. */
1101
1102 foreach(atom, &r300->atom_list) {
1103 if (atom->dirty || atom->always_dirty) {
1104 dwords += atom->size;
1105 }
1106 }
1107
1108 /* Make sure we have at least 2*1024 spare dwords. */
1109 /* XXX It would be nice to know the number of dwords we really need to
1110 * XXX emit. */
1111 while (!r300->winsys->check_cs(r300->winsys, dwords)) {
1112 r300->context.flush(&r300->context, 0, NULL);
1113 }
1114
1115 if (r300->dirty_state & R300_NEW_QUERY) {
1116 r300_emit_query_start(r300);
1117 r300->dirty_state &= ~R300_NEW_QUERY;
1118 }
1119
1120 foreach(atom, &r300->atom_list) {
1121 if (atom->dirty || atom->always_dirty) {
1122 atom->emit(r300, atom->state);
1123 atom->dirty = FALSE;
1124 }
1125 }
1126
1127 if (r300->dirty_state & R300_NEW_FRAGMENT_SHADER) {
1128 r300_emit_fragment_depth_config(r300, r300->fs);
1129 if (r300screen->caps->is_r500) {
1130 r500_emit_fragment_program_code(r300, &r300->fs->shader->code);
1131 } else {
1132 r300_emit_fragment_program_code(r300, &r300->fs->shader->code);
1133 }
1134 r300->dirty_state &= ~R300_NEW_FRAGMENT_SHADER;
1135 }
1136
1137 if (r300->dirty_state & R300_NEW_FRAGMENT_SHADER_CONSTANTS) {
1138 if (r300screen->caps->is_r500) {
1139 r500_emit_fs_constant_buffer(r300,
1140 &r300->fs->shader->code.constants);
1141 } else {
1142 r300_emit_fs_constant_buffer(r300,
1143 &r300->fs->shader->code.constants);
1144 }
1145 r300->dirty_state &= ~R300_NEW_FRAGMENT_SHADER_CONSTANTS;
1146 }
1147
1148 /* Samplers and textures are tracked separately but emitted together. */
1149 if (r300->dirty_state &
1150 (R300_ANY_NEW_SAMPLERS | R300_ANY_NEW_TEXTURES)) {
1151 r300_emit_texture_count(r300);
1152
1153 for (i = 0; i < MIN2(r300->sampler_count, r300->texture_count); i++) {
1154 if (r300->dirty_state &
1155 ((R300_NEW_SAMPLER << i) | (R300_NEW_TEXTURE << i))) {
1156 if (r300->textures[i])
1157 r300_emit_texture(r300,
1158 r300->sampler_states[i],
1159 r300->textures[i],
1160 i);
1161 r300->dirty_state &=
1162 ~((R300_NEW_SAMPLER << i) | (R300_NEW_TEXTURE << i));
1163 dirty_tex++;
1164 }
1165 }
1166 r300->dirty_state &= ~(R300_ANY_NEW_SAMPLERS | R300_ANY_NEW_TEXTURES);
1167 }
1168
1169 if (dirty_tex) {
1170 r300_flush_textures(r300);
1171 }
1172
1173 if (r300->dirty_state & (R300_NEW_VERTEX_SHADER | R300_NEW_VERTEX_SHADER_CONSTANTS)) {
1174 r300_flush_pvs(r300);
1175 }
1176
1177 if (r300->dirty_state & R300_NEW_VERTEX_SHADER) {
1178 r300_emit_vertex_shader(r300, r300->vs);
1179 r300->dirty_state &= ~R300_NEW_VERTEX_SHADER;
1180 }
1181
1182 if (r300->dirty_state & R300_NEW_VERTEX_SHADER_CONSTANTS) {
1183 r300_emit_vs_constant_buffer(r300, &r300->vs->code.constants);
1184 r300->dirty_state &= ~R300_NEW_VERTEX_SHADER_CONSTANTS;
1185 }
1186
1187 /* XXX
1188 assert(r300->dirty_state == 0);
1189 */
1190
1191 /* Finally, emit the VBO. */
1192 /* r300_emit_vertex_buffer(r300); */
1193
1194 r300->dirty_hw++;
1195 }