projects / mesa.git / blob
? search:


fc0cec939e2a0e867e9b6afa018bed630e28dd52
[mesa.git] / src / gallium / drivers / r600 / evergreen_state.c
1 /*
2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 */
23 #include "r600_formats.h"
24 #include "evergreend.h"
25
26 #include "pipe/p_shader_tokens.h"
27 #include "util/u_pack_color.h"
28 #include "util/u_memory.h"
29 #include "util/u_framebuffer.h"
30
31 static uint32_t eg_num_banks(uint32_t nbanks)
32 {
33 switch (nbanks) {
34 case 2:
35 return 0;
36 case 4:
37 return 1;
38 case 8:
39 default:
40 return 2;
41 case 16:
42 return 3;
43 }
44 }
45
46
47 static unsigned eg_tile_split(unsigned tile_split)
48 {
49 switch (tile_split) {
50 case 64: tile_split = 0; break;
51 case 128: tile_split = 1; break;
52 case 256: tile_split = 2; break;
53 case 512: tile_split = 3; break;
54 default:
55 case 1024: tile_split = 4; break;
56 case 2048: tile_split = 5; break;
57 case 4096: tile_split = 6; break;
58 }
59 return tile_split;
60 }
61
62 static unsigned eg_macro_tile_aspect(unsigned macro_tile_aspect)
63 {
64 switch (macro_tile_aspect) {
65 default:
66 case 1: macro_tile_aspect = 0; break;
67 case 2: macro_tile_aspect = 1; break;
68 case 4: macro_tile_aspect = 2; break;
69 case 8: macro_tile_aspect = 3; break;
70 }
71 return macro_tile_aspect;
72 }
73
74 static unsigned eg_bank_wh(unsigned bankwh)
75 {
76 switch (bankwh) {
77 default:
78 case 1: bankwh = 0; break;
79 case 2: bankwh = 1; break;
80 case 4: bankwh = 2; break;
81 case 8: bankwh = 3; break;
82 }
83 return bankwh;
84 }
85
86 static uint32_t r600_translate_blend_function(int blend_func)
87 {
88 switch (blend_func) {
89 case PIPE_BLEND_ADD:
90 return V_028780_COMB_DST_PLUS_SRC;
91 case PIPE_BLEND_SUBTRACT:
92 return V_028780_COMB_SRC_MINUS_DST;
93 case PIPE_BLEND_REVERSE_SUBTRACT:
94 return V_028780_COMB_DST_MINUS_SRC;
95 case PIPE_BLEND_MIN:
96 return V_028780_COMB_MIN_DST_SRC;
97 case PIPE_BLEND_MAX:
98 return V_028780_COMB_MAX_DST_SRC;
99 default:
100 R600_ERR("Unknown blend function %d\n", blend_func);
101 assert(0);
102 break;
103 }
104 return 0;
105 }
106
107 static uint32_t r600_translate_blend_factor(int blend_fact)
108 {
109 switch (blend_fact) {
110 case PIPE_BLENDFACTOR_ONE:
111 return V_028780_BLEND_ONE;
112 case PIPE_BLENDFACTOR_SRC_COLOR:
113 return V_028780_BLEND_SRC_COLOR;
114 case PIPE_BLENDFACTOR_SRC_ALPHA:
115 return V_028780_BLEND_SRC_ALPHA;
116 case PIPE_BLENDFACTOR_DST_ALPHA:
117 return V_028780_BLEND_DST_ALPHA;
118 case PIPE_BLENDFACTOR_DST_COLOR:
119 return V_028780_BLEND_DST_COLOR;
120 case PIPE_BLENDFACTOR_SRC_ALPHA_SATURATE:
121 return V_028780_BLEND_SRC_ALPHA_SATURATE;
122 case PIPE_BLENDFACTOR_CONST_COLOR:
123 return V_028780_BLEND_CONST_COLOR;
124 case PIPE_BLENDFACTOR_CONST_ALPHA:
125 return V_028780_BLEND_CONST_ALPHA;
126 case PIPE_BLENDFACTOR_ZERO:
127 return V_028780_BLEND_ZERO;
128 case PIPE_BLENDFACTOR_INV_SRC_COLOR:
129 return V_028780_BLEND_ONE_MINUS_SRC_COLOR;
130 case PIPE_BLENDFACTOR_INV_SRC_ALPHA:
131 return V_028780_BLEND_ONE_MINUS_SRC_ALPHA;
132 case PIPE_BLENDFACTOR_INV_DST_ALPHA:
133 return V_028780_BLEND_ONE_MINUS_DST_ALPHA;
134 case PIPE_BLENDFACTOR_INV_DST_COLOR:
135 return V_028780_BLEND_ONE_MINUS_DST_COLOR;
136 case PIPE_BLENDFACTOR_INV_CONST_COLOR:
137 return V_028780_BLEND_ONE_MINUS_CONST_COLOR;
138 case PIPE_BLENDFACTOR_INV_CONST_ALPHA:
139 return V_028780_BLEND_ONE_MINUS_CONST_ALPHA;
140 case PIPE_BLENDFACTOR_SRC1_COLOR:
141 return V_028780_BLEND_SRC1_COLOR;
142 case PIPE_BLENDFACTOR_SRC1_ALPHA:
143 return V_028780_BLEND_SRC1_ALPHA;
144 case PIPE_BLENDFACTOR_INV_SRC1_COLOR:
145 return V_028780_BLEND_INV_SRC1_COLOR;
146 case PIPE_BLENDFACTOR_INV_SRC1_ALPHA:
147 return V_028780_BLEND_INV_SRC1_ALPHA;
148 default:
149 R600_ERR("Bad blend factor %d not supported!\n", blend_fact);
150 assert(0);
151 break;
152 }
153 return 0;
154 }
155
156 static unsigned r600_tex_dim(unsigned dim)
157 {
158 switch (dim) {
159 default:
160 case PIPE_TEXTURE_1D:
161 return V_030000_SQ_TEX_DIM_1D;
162 case PIPE_TEXTURE_1D_ARRAY:
163 return V_030000_SQ_TEX_DIM_1D_ARRAY;
164 case PIPE_TEXTURE_2D:
165 case PIPE_TEXTURE_RECT:
166 return V_030000_SQ_TEX_DIM_2D;
167 case PIPE_TEXTURE_2D_ARRAY:
168 return V_030000_SQ_TEX_DIM_2D_ARRAY;
169 case PIPE_TEXTURE_3D:
170 return V_030000_SQ_TEX_DIM_3D;
171 case PIPE_TEXTURE_CUBE:
172 return V_030000_SQ_TEX_DIM_CUBEMAP;
173 }
174 }
175
176 static uint32_t r600_translate_dbformat(enum pipe_format format)
177 {
178 switch (format) {
179 case PIPE_FORMAT_Z16_UNORM:
180 return V_028040_Z_16;
181 case PIPE_FORMAT_Z24X8_UNORM:
182 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
183 return V_028040_Z_24;
184 case PIPE_FORMAT_Z32_FLOAT:
185 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
186 return V_028040_Z_32_FLOAT;
187 default:
188 return ~0U;
189 }
190 }
191
192 static uint32_t r600_translate_colorswap(enum pipe_format format)
193 {
194 switch (format) {
195 /* 8-bit buffers. */
196 case PIPE_FORMAT_L4A4_UNORM:
197 case PIPE_FORMAT_A4R4_UNORM:
198 return V_028C70_SWAP_ALT;
199
200 case PIPE_FORMAT_A8_UNORM:
201 case PIPE_FORMAT_A8_SNORM:
202 case PIPE_FORMAT_A8_UINT:
203 case PIPE_FORMAT_A8_SINT:
204 case PIPE_FORMAT_A16_UNORM:
205 case PIPE_FORMAT_A16_SNORM:
206 case PIPE_FORMAT_A16_UINT:
207 case PIPE_FORMAT_A16_SINT:
208 case PIPE_FORMAT_A16_FLOAT:
209 case PIPE_FORMAT_A32_UINT:
210 case PIPE_FORMAT_A32_SINT:
211 case PIPE_FORMAT_A32_FLOAT:
212 case PIPE_FORMAT_R4A4_UNORM:
213 return V_028C70_SWAP_ALT_REV;
214 case PIPE_FORMAT_I8_UNORM:
215 case PIPE_FORMAT_I8_SNORM:
216 case PIPE_FORMAT_I8_UINT:
217 case PIPE_FORMAT_I8_SINT:
218 case PIPE_FORMAT_I16_UNORM:
219 case PIPE_FORMAT_I16_SNORM:
220 case PIPE_FORMAT_I16_UINT:
221 case PIPE_FORMAT_I16_SINT:
222 case PIPE_FORMAT_I16_FLOAT:
223 case PIPE_FORMAT_I32_UINT:
224 case PIPE_FORMAT_I32_SINT:
225 case PIPE_FORMAT_I32_FLOAT:
226 case PIPE_FORMAT_L8_UNORM:
227 case PIPE_FORMAT_L8_SNORM:
228 case PIPE_FORMAT_L8_UINT:
229 case PIPE_FORMAT_L8_SINT:
230 case PIPE_FORMAT_L8_SRGB:
231 case PIPE_FORMAT_L16_UNORM:
232 case PIPE_FORMAT_L16_SNORM:
233 case PIPE_FORMAT_L16_UINT:
234 case PIPE_FORMAT_L16_SINT:
235 case PIPE_FORMAT_L16_FLOAT:
236 case PIPE_FORMAT_L32_UINT:
237 case PIPE_FORMAT_L32_SINT:
238 case PIPE_FORMAT_L32_FLOAT:
239 case PIPE_FORMAT_R8_UNORM:
240 case PIPE_FORMAT_R8_SNORM:
241 case PIPE_FORMAT_R8_UINT:
242 case PIPE_FORMAT_R8_SINT:
243 return V_028C70_SWAP_STD;
244
245 /* 16-bit buffers. */
246 case PIPE_FORMAT_B5G6R5_UNORM:
247 return V_028C70_SWAP_STD_REV;
248
249 case PIPE_FORMAT_B5G5R5A1_UNORM:
250 case PIPE_FORMAT_B5G5R5X1_UNORM:
251 return V_028C70_SWAP_ALT;
252
253 case PIPE_FORMAT_B4G4R4A4_UNORM:
254 case PIPE_FORMAT_B4G4R4X4_UNORM:
255 return V_028C70_SWAP_ALT;
256
257 case PIPE_FORMAT_Z16_UNORM:
258 return V_028C70_SWAP_STD;
259
260 case PIPE_FORMAT_L8A8_UNORM:
261 case PIPE_FORMAT_L8A8_SNORM:
262 case PIPE_FORMAT_L8A8_UINT:
263 case PIPE_FORMAT_L8A8_SINT:
264 case PIPE_FORMAT_L8A8_SRGB:
265 case PIPE_FORMAT_L16A16_UNORM:
266 case PIPE_FORMAT_L16A16_SNORM:
267 case PIPE_FORMAT_L16A16_UINT:
268 case PIPE_FORMAT_L16A16_SINT:
269 case PIPE_FORMAT_L16A16_FLOAT:
270 case PIPE_FORMAT_L32A32_UINT:
271 case PIPE_FORMAT_L32A32_SINT:
272 case PIPE_FORMAT_L32A32_FLOAT:
273 return V_028C70_SWAP_ALT;
274 case PIPE_FORMAT_R8G8_UNORM:
275 case PIPE_FORMAT_R8G8_SNORM:
276 case PIPE_FORMAT_R8G8_UINT:
277 case PIPE_FORMAT_R8G8_SINT:
278 return V_028C70_SWAP_STD;
279
280 case PIPE_FORMAT_R16_UNORM:
281 case PIPE_FORMAT_R16_SNORM:
282 case PIPE_FORMAT_R16_UINT:
283 case PIPE_FORMAT_R16_SINT:
284 case PIPE_FORMAT_R16_FLOAT:
285 return V_028C70_SWAP_STD;
286
287 /* 32-bit buffers. */
288 case PIPE_FORMAT_A8B8G8R8_SRGB:
289 return V_028C70_SWAP_STD_REV;
290 case PIPE_FORMAT_B8G8R8A8_SRGB:
291 return V_028C70_SWAP_ALT;
292
293 case PIPE_FORMAT_B8G8R8A8_UNORM:
294 case PIPE_FORMAT_B8G8R8X8_UNORM:
295 return V_028C70_SWAP_ALT;
296
297 case PIPE_FORMAT_A8R8G8B8_UNORM:
298 case PIPE_FORMAT_X8R8G8B8_UNORM:
299 return V_028C70_SWAP_ALT_REV;
300 case PIPE_FORMAT_R8G8B8A8_SNORM:
301 case PIPE_FORMAT_R8G8B8A8_UNORM:
302 case PIPE_FORMAT_R8G8B8A8_SINT:
303 case PIPE_FORMAT_R8G8B8A8_UINT:
304 case PIPE_FORMAT_R8G8B8X8_UNORM:
305 return V_028C70_SWAP_STD;
306
307 case PIPE_FORMAT_A8B8G8R8_UNORM:
308 case PIPE_FORMAT_X8B8G8R8_UNORM:
309 /* case PIPE_FORMAT_R8SG8SB8UX8U_NORM: */
310 return V_028C70_SWAP_STD_REV;
311
312 case PIPE_FORMAT_Z24X8_UNORM:
313 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
314 return V_028C70_SWAP_STD;
315
316 case PIPE_FORMAT_X8Z24_UNORM:
317 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
318 return V_028C70_SWAP_STD;
319
320 case PIPE_FORMAT_R10G10B10A2_UNORM:
321 case PIPE_FORMAT_R10G10B10X2_SNORM:
322 case PIPE_FORMAT_R10SG10SB10SA2U_NORM:
323 return V_028C70_SWAP_STD;
324
325 case PIPE_FORMAT_B10G10R10A2_UNORM:
326 case PIPE_FORMAT_B10G10R10A2_UINT:
327 return V_028C70_SWAP_ALT;
328
329 case PIPE_FORMAT_R11G11B10_FLOAT:
330 case PIPE_FORMAT_R32_FLOAT:
331 case PIPE_FORMAT_R32_UINT:
332 case PIPE_FORMAT_R32_SINT:
333 case PIPE_FORMAT_Z32_FLOAT:
334 case PIPE_FORMAT_R16G16_FLOAT:
335 case PIPE_FORMAT_R16G16_UNORM:
336 case PIPE_FORMAT_R16G16_SNORM:
337 case PIPE_FORMAT_R16G16_UINT:
338 case PIPE_FORMAT_R16G16_SINT:
339 return V_028C70_SWAP_STD;
340
341 /* 64-bit buffers. */
342 case PIPE_FORMAT_R32G32_FLOAT:
343 case PIPE_FORMAT_R32G32_UINT:
344 case PIPE_FORMAT_R32G32_SINT:
345 case PIPE_FORMAT_R16G16B16A16_UNORM:
346 case PIPE_FORMAT_R16G16B16A16_SNORM:
347 case PIPE_FORMAT_R16G16B16A16_UINT:
348 case PIPE_FORMAT_R16G16B16A16_SINT:
349 case PIPE_FORMAT_R16G16B16A16_FLOAT:
350 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
351
352 /* 128-bit buffers. */
353 case PIPE_FORMAT_R32G32B32A32_FLOAT:
354 case PIPE_FORMAT_R32G32B32A32_SNORM:
355 case PIPE_FORMAT_R32G32B32A32_UNORM:
356 case PIPE_FORMAT_R32G32B32A32_SINT:
357 case PIPE_FORMAT_R32G32B32A32_UINT:
358 return V_028C70_SWAP_STD;
359 default:
360 R600_ERR("unsupported colorswap format %d\n", format);
361 return ~0U;
362 }
363 return ~0U;
364 }
365
366 static uint32_t r600_translate_colorformat(enum pipe_format format)
367 {
368 switch (format) {
369 /* 8-bit buffers. */
370 case PIPE_FORMAT_A8_UNORM:
371 case PIPE_FORMAT_A8_SNORM:
372 case PIPE_FORMAT_A8_UINT:
373 case PIPE_FORMAT_A8_SINT:
374 case PIPE_FORMAT_I8_UNORM:
375 case PIPE_FORMAT_I8_SNORM:
376 case PIPE_FORMAT_I8_UINT:
377 case PIPE_FORMAT_I8_SINT:
378 case PIPE_FORMAT_L8_UNORM:
379 case PIPE_FORMAT_L8_SNORM:
380 case PIPE_FORMAT_L8_UINT:
381 case PIPE_FORMAT_L8_SINT:
382 case PIPE_FORMAT_L8_SRGB:
383 case PIPE_FORMAT_R8_UNORM:
384 case PIPE_FORMAT_R8_SNORM:
385 case PIPE_FORMAT_R8_UINT:
386 case PIPE_FORMAT_R8_SINT:
387 return V_028C70_COLOR_8;
388
389 /* 16-bit buffers. */
390 case PIPE_FORMAT_B5G6R5_UNORM:
391 return V_028C70_COLOR_5_6_5;
392
393 case PIPE_FORMAT_B5G5R5A1_UNORM:
394 case PIPE_FORMAT_B5G5R5X1_UNORM:
395 return V_028C70_COLOR_1_5_5_5;
396
397 case PIPE_FORMAT_B4G4R4A4_UNORM:
398 case PIPE_FORMAT_B4G4R4X4_UNORM:
399 return V_028C70_COLOR_4_4_4_4;
400
401 case PIPE_FORMAT_Z16_UNORM:
402 return V_028C70_COLOR_16;
403
404 case PIPE_FORMAT_L8A8_UNORM:
405 case PIPE_FORMAT_L8A8_SNORM:
406 case PIPE_FORMAT_L8A8_UINT:
407 case PIPE_FORMAT_L8A8_SINT:
408 case PIPE_FORMAT_L8A8_SRGB:
409 case PIPE_FORMAT_R8G8_UNORM:
410 case PIPE_FORMAT_R8G8_SNORM:
411 case PIPE_FORMAT_R8G8_UINT:
412 case PIPE_FORMAT_R8G8_SINT:
413 return V_028C70_COLOR_8_8;
414
415 case PIPE_FORMAT_R16_UNORM:
416 case PIPE_FORMAT_R16_SNORM:
417 case PIPE_FORMAT_R16_UINT:
418 case PIPE_FORMAT_R16_SINT:
419 case PIPE_FORMAT_A16_UNORM:
420 case PIPE_FORMAT_A16_SNORM:
421 case PIPE_FORMAT_A16_UINT:
422 case PIPE_FORMAT_A16_SINT:
423 case PIPE_FORMAT_L16_UNORM:
424 case PIPE_FORMAT_L16_SNORM:
425 case PIPE_FORMAT_L16_UINT:
426 case PIPE_FORMAT_L16_SINT:
427 case PIPE_FORMAT_I16_UNORM:
428 case PIPE_FORMAT_I16_SNORM:
429 case PIPE_FORMAT_I16_UINT:
430 case PIPE_FORMAT_I16_SINT:
431 return V_028C70_COLOR_16;
432
433 case PIPE_FORMAT_R16_FLOAT:
434 case PIPE_FORMAT_A16_FLOAT:
435 case PIPE_FORMAT_L16_FLOAT:
436 case PIPE_FORMAT_I16_FLOAT:
437 return V_028C70_COLOR_16_FLOAT;
438
439 /* 32-bit buffers. */
440 case PIPE_FORMAT_A8B8G8R8_SRGB:
441 case PIPE_FORMAT_A8B8G8R8_UNORM:
442 case PIPE_FORMAT_A8R8G8B8_UNORM:
443 case PIPE_FORMAT_B8G8R8A8_SRGB:
444 case PIPE_FORMAT_B8G8R8A8_UNORM:
445 case PIPE_FORMAT_B8G8R8X8_UNORM:
446 case PIPE_FORMAT_R8G8B8A8_SNORM:
447 case PIPE_FORMAT_R8G8B8A8_UNORM:
448 case PIPE_FORMAT_R8G8B8X8_UNORM:
449 case PIPE_FORMAT_R8SG8SB8UX8U_NORM:
450 case PIPE_FORMAT_X8B8G8R8_UNORM:
451 case PIPE_FORMAT_X8R8G8B8_UNORM:
452 case PIPE_FORMAT_R8G8B8_UNORM:
453 case PIPE_FORMAT_R8G8B8A8_SINT:
454 case PIPE_FORMAT_R8G8B8A8_UINT:
455 return V_028C70_COLOR_8_8_8_8;
456
457 case PIPE_FORMAT_R10G10B10A2_UNORM:
458 case PIPE_FORMAT_R10G10B10X2_SNORM:
459 case PIPE_FORMAT_B10G10R10A2_UNORM:
460 case PIPE_FORMAT_B10G10R10A2_UINT:
461 case PIPE_FORMAT_R10SG10SB10SA2U_NORM:
462 return V_028C70_COLOR_2_10_10_10;
463
464 case PIPE_FORMAT_Z24X8_UNORM:
465 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
466 return V_028C70_COLOR_8_24;
467
468 case PIPE_FORMAT_X8Z24_UNORM:
469 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
470 return V_028C70_COLOR_24_8;
471
472 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
473 return V_028C70_COLOR_X24_8_32_FLOAT;
474
475 case PIPE_FORMAT_R32_UINT:
476 case PIPE_FORMAT_R32_SINT:
477 case PIPE_FORMAT_A32_UINT:
478 case PIPE_FORMAT_A32_SINT:
479 case PIPE_FORMAT_L32_UINT:
480 case PIPE_FORMAT_L32_SINT:
481 case PIPE_FORMAT_I32_UINT:
482 case PIPE_FORMAT_I32_SINT:
483 return V_028C70_COLOR_32;
484
485 case PIPE_FORMAT_R32_FLOAT:
486 case PIPE_FORMAT_A32_FLOAT:
487 case PIPE_FORMAT_L32_FLOAT:
488 case PIPE_FORMAT_I32_FLOAT:
489 case PIPE_FORMAT_Z32_FLOAT:
490 return V_028C70_COLOR_32_FLOAT;
491
492 case PIPE_FORMAT_R16G16_FLOAT:
493 case PIPE_FORMAT_L16A16_FLOAT:
494 return V_028C70_COLOR_16_16_FLOAT;
495
496 case PIPE_FORMAT_R16G16_UNORM:
497 case PIPE_FORMAT_R16G16_SNORM:
498 case PIPE_FORMAT_R16G16_UINT:
499 case PIPE_FORMAT_R16G16_SINT:
500 case PIPE_FORMAT_L16A16_UNORM:
501 case PIPE_FORMAT_L16A16_SNORM:
502 case PIPE_FORMAT_L16A16_UINT:
503 case PIPE_FORMAT_L16A16_SINT:
504 return V_028C70_COLOR_16_16;
505
506 case PIPE_FORMAT_R11G11B10_FLOAT:
507 return V_028C70_COLOR_10_11_11_FLOAT;
508
509 /* 64-bit buffers. */
510 case PIPE_FORMAT_R16G16B16A16_UINT:
511 case PIPE_FORMAT_R16G16B16A16_SINT:
512 case PIPE_FORMAT_R16G16B16A16_UNORM:
513 case PIPE_FORMAT_R16G16B16A16_SNORM:
514 return V_028C70_COLOR_16_16_16_16;
515
516 case PIPE_FORMAT_R16G16B16_FLOAT:
517 case PIPE_FORMAT_R16G16B16A16_FLOAT:
518 return V_028C70_COLOR_16_16_16_16_FLOAT;
519
520 case PIPE_FORMAT_R32G32_FLOAT:
521 case PIPE_FORMAT_L32A32_FLOAT:
522 return V_028C70_COLOR_32_32_FLOAT;
523
524 case PIPE_FORMAT_R32G32_SINT:
525 case PIPE_FORMAT_R32G32_UINT:
526 case PIPE_FORMAT_L32A32_UINT:
527 case PIPE_FORMAT_L32A32_SINT:
528 return V_028C70_COLOR_32_32;
529
530 /* 96-bit buffers. */
531 case PIPE_FORMAT_R32G32B32_FLOAT:
532 return V_028C70_COLOR_32_32_32_FLOAT;
533
534 /* 128-bit buffers. */
535 case PIPE_FORMAT_R32G32B32A32_SNORM:
536 case PIPE_FORMAT_R32G32B32A32_UNORM:
537 case PIPE_FORMAT_R32G32B32A32_SINT:
538 case PIPE_FORMAT_R32G32B32A32_UINT:
539 return V_028C70_COLOR_32_32_32_32;
540 case PIPE_FORMAT_R32G32B32A32_FLOAT:
541 return V_028C70_COLOR_32_32_32_32_FLOAT;
542
543 /* YUV buffers. */
544 case PIPE_FORMAT_UYVY:
545 case PIPE_FORMAT_YUYV:
546 default:
547 return ~0U; /* Unsupported. */
548 }
549 }
550
551 static uint32_t r600_colorformat_endian_swap(uint32_t colorformat)
552 {
553 if (R600_BIG_ENDIAN) {
554 switch(colorformat) {
555
556 /* 8-bit buffers. */
557 case V_028C70_COLOR_8:
558 return ENDIAN_NONE;
559
560 /* 16-bit buffers. */
561 case V_028C70_COLOR_5_6_5:
562 case V_028C70_COLOR_1_5_5_5:
563 case V_028C70_COLOR_4_4_4_4:
564 case V_028C70_COLOR_16:
565 case V_028C70_COLOR_8_8:
566 return ENDIAN_8IN16;
567
568 /* 32-bit buffers. */
569 case V_028C70_COLOR_8_8_8_8:
570 case V_028C70_COLOR_2_10_10_10:
571 case V_028C70_COLOR_8_24:
572 case V_028C70_COLOR_24_8:
573 case V_028C70_COLOR_32_FLOAT:
574 case V_028C70_COLOR_16_16_FLOAT:
575 case V_028C70_COLOR_16_16:
576 return ENDIAN_8IN32;
577
578 /* 64-bit buffers. */
579 case V_028C70_COLOR_16_16_16_16:
580 case V_028C70_COLOR_16_16_16_16_FLOAT:
581 return ENDIAN_8IN16;
582
583 case V_028C70_COLOR_32_32_FLOAT:
584 case V_028C70_COLOR_32_32:
585 case V_028C70_COLOR_X24_8_32_FLOAT:
586 return ENDIAN_8IN32;
587
588 /* 96-bit buffers. */
589 case V_028C70_COLOR_32_32_32_FLOAT:
590 /* 128-bit buffers. */
591 case V_028C70_COLOR_32_32_32_32_FLOAT:
592 case V_028C70_COLOR_32_32_32_32:
593 return ENDIAN_8IN32;
594 default:
595 return ENDIAN_NONE; /* Unsupported. */
596 }
597 } else {
598 return ENDIAN_NONE;
599 }
600 }
601
602 static bool r600_is_sampler_format_supported(struct pipe_screen *screen, enum pipe_format format)
603 {
604 return r600_translate_texformat(screen, format, NULL, NULL, NULL) != ~0U;
605 }
606
607 static bool r600_is_colorbuffer_format_supported(enum pipe_format format)
608 {
609 return r600_translate_colorformat(format) != ~0U &&
610 r600_translate_colorswap(format) != ~0U;
611 }
612
613 static bool r600_is_zs_format_supported(enum pipe_format format)
614 {
615 return r600_translate_dbformat(format) != ~0U;
616 }
617
618 boolean evergreen_is_format_supported(struct pipe_screen *screen,
619 enum pipe_format format,
620 enum pipe_texture_target target,
621 unsigned sample_count,
622 unsigned usage)
623 {
624 unsigned retval = 0;
625
626 if (target >= PIPE_MAX_TEXTURE_TYPES) {
627 R600_ERR("r600: unsupported texture type %d\n", target);
628 return FALSE;
629 }
630
631 if (!util_format_is_supported(format, usage))
632 return FALSE;
633
634 /* Multisample */
635 if (sample_count > 1)
636 return FALSE;
637
638 if ((usage & PIPE_BIND_SAMPLER_VIEW) &&
639 r600_is_sampler_format_supported(screen, format)) {
640 retval |= PIPE_BIND_SAMPLER_VIEW;
641 }
642
643 if ((usage & (PIPE_BIND_RENDER_TARGET |
644 PIPE_BIND_DISPLAY_TARGET |
645 PIPE_BIND_SCANOUT |
646 PIPE_BIND_SHARED)) &&
647 r600_is_colorbuffer_format_supported(format)) {
648 retval |= usage &
649 (PIPE_BIND_RENDER_TARGET |
650 PIPE_BIND_DISPLAY_TARGET |
651 PIPE_BIND_SCANOUT |
652 PIPE_BIND_SHARED);
653 }
654
655 if ((usage & PIPE_BIND_DEPTH_STENCIL) &&
656 r600_is_zs_format_supported(format)) {
657 retval |= PIPE_BIND_DEPTH_STENCIL;
658 }
659
660 if ((usage & PIPE_BIND_VERTEX_BUFFER) &&
661 r600_is_vertex_format_supported(format)) {
662 retval |= PIPE_BIND_VERTEX_BUFFER;
663 }
664
665 if (usage & PIPE_BIND_TRANSFER_READ)
666 retval |= PIPE_BIND_TRANSFER_READ;
667 if (usage & PIPE_BIND_TRANSFER_WRITE)
668 retval |= PIPE_BIND_TRANSFER_WRITE;
669
670 return retval == usage;
671 }
672
673 static void *evergreen_create_blend_state(struct pipe_context *ctx,
674 const struct pipe_blend_state *state)
675 {
676 struct r600_context *rctx = (struct r600_context *)ctx;
677 struct r600_pipe_blend *blend = CALLOC_STRUCT(r600_pipe_blend);
678 struct r600_pipe_state *rstate;
679 uint32_t color_control, target_mask;
680 /* XXX there is more then 8 framebuffer */
681 unsigned blend_cntl[8];
682
683 if (blend == NULL) {
684 return NULL;
685 }
686
687 rstate = &blend->rstate;
688
689 rstate->id = R600_PIPE_STATE_BLEND;
690
691 target_mask = 0;
692 color_control = S_028808_MODE(1);
693 if (state->logicop_enable) {
694 color_control |= (state->logicop_func << 16) | (state->logicop_func << 20);
695 } else {
696 color_control |= (0xcc << 16);
697 }
698 /* we pretend 8 buffer are used, CB_SHADER_MASK will disable unused one */
699 if (state->independent_blend_enable) {
700 for (int i = 0; i < 8; i++) {
701 target_mask |= (state->rt[i].colormask << (4 * i));
702 }
703 } else {
704 for (int i = 0; i < 8; i++) {
705 target_mask |= (state->rt[0].colormask << (4 * i));
706 }
707 }
708 blend->cb_target_mask = target_mask;
709
710 r600_pipe_state_add_reg(rstate, R_028808_CB_COLOR_CONTROL,
711 color_control, NULL, 0);
712
713 for (int i = 0; i < 8; i++) {
714 /* state->rt entries > 0 only written if independent blending */
715 const int j = state->independent_blend_enable ? i : 0;
716
717 unsigned eqRGB = state->rt[j].rgb_func;
718 unsigned srcRGB = state->rt[j].rgb_src_factor;
719 unsigned dstRGB = state->rt[j].rgb_dst_factor;
720 unsigned eqA = state->rt[j].alpha_func;
721 unsigned srcA = state->rt[j].alpha_src_factor;
722 unsigned dstA = state->rt[j].alpha_dst_factor;
723
724 blend_cntl[i] = 0;
725 if (!state->rt[j].blend_enable)
726 continue;
727
728 blend_cntl[i] |= S_028780_BLEND_CONTROL_ENABLE(1);
729 blend_cntl[i] |= S_028780_COLOR_COMB_FCN(r600_translate_blend_function(eqRGB));
730 blend_cntl[i] |= S_028780_COLOR_SRCBLEND(r600_translate_blend_factor(srcRGB));
731 blend_cntl[i] |= S_028780_COLOR_DESTBLEND(r600_translate_blend_factor(dstRGB));
732
733 if (srcA != srcRGB || dstA != dstRGB || eqA != eqRGB) {
734 blend_cntl[i] |= S_028780_SEPARATE_ALPHA_BLEND(1);
735 blend_cntl[i] |= S_028780_ALPHA_COMB_FCN(r600_translate_blend_function(eqA));
736 blend_cntl[i] |= S_028780_ALPHA_SRCBLEND(r600_translate_blend_factor(srcA));
737 blend_cntl[i] |= S_028780_ALPHA_DESTBLEND(r600_translate_blend_factor(dstA));
738 }
739 }
740 for (int i = 0; i < 8; i++) {
741 r600_pipe_state_add_reg(rstate, R_028780_CB_BLEND0_CONTROL + i * 4, blend_cntl[i], NULL, 0);
742 }
743
744 return rstate;
745 }
746
747 static void *evergreen_create_dsa_state(struct pipe_context *ctx,
748 const struct pipe_depth_stencil_alpha_state *state)
749 {
750 struct r600_context *rctx = (struct r600_context *)ctx;
751 struct r600_pipe_dsa *dsa = CALLOC_STRUCT(r600_pipe_dsa);
752 unsigned db_depth_control, alpha_test_control, alpha_ref;
753 unsigned db_render_control;
754 struct r600_pipe_state *rstate;
755
756 if (dsa == NULL) {
757 return NULL;
758 }
759
760 dsa->valuemask[0] = state->stencil[0].valuemask;
761 dsa->valuemask[1] = state->stencil[1].valuemask;
762 dsa->writemask[0] = state->stencil[0].writemask;
763 dsa->writemask[1] = state->stencil[1].writemask;
764
765 rstate = &dsa->rstate;
766
767 rstate->id = R600_PIPE_STATE_DSA;
768 db_depth_control = S_028800_Z_ENABLE(state->depth.enabled) |
769 S_028800_Z_WRITE_ENABLE(state->depth.writemask) |
770 S_028800_ZFUNC(state->depth.func);
771
772 /* stencil */
773 if (state->stencil[0].enabled) {
774 db_depth_control |= S_028800_STENCIL_ENABLE(1);
775 db_depth_control |= S_028800_STENCILFUNC(state->stencil[0].func); /* translates straight */
776 db_depth_control |= S_028800_STENCILFAIL(r600_translate_stencil_op(state->stencil[0].fail_op));
777 db_depth_control |= S_028800_STENCILZPASS(r600_translate_stencil_op(state->stencil[0].zpass_op));
778 db_depth_control |= S_028800_STENCILZFAIL(r600_translate_stencil_op(state->stencil[0].zfail_op));
779
780 if (state->stencil[1].enabled) {
781 db_depth_control |= S_028800_BACKFACE_ENABLE(1);
782 db_depth_control |= S_028800_STENCILFUNC_BF(state->stencil[1].func); /* translates straight */
783 db_depth_control |= S_028800_STENCILFAIL_BF(r600_translate_stencil_op(state->stencil[1].fail_op));
784 db_depth_control |= S_028800_STENCILZPASS_BF(r600_translate_stencil_op(state->stencil[1].zpass_op));
785 db_depth_control |= S_028800_STENCILZFAIL_BF(r600_translate_stencil_op(state->stencil[1].zfail_op));
786 }
787 }
788
789 /* alpha */
790 alpha_test_control = 0;
791 alpha_ref = 0;
792 if (state->alpha.enabled) {
793 alpha_test_control = S_028410_ALPHA_FUNC(state->alpha.func);
794 alpha_test_control |= S_028410_ALPHA_TEST_ENABLE(1);
795 alpha_ref = fui(state->alpha.ref_value);
796 }
797 dsa->alpha_ref = alpha_ref;
798
799 /* misc */
800 db_render_control = 0;
801 r600_pipe_state_add_reg(rstate, R_028410_SX_ALPHA_TEST_CONTROL, alpha_test_control, NULL, 0);
802 r600_pipe_state_add_reg(rstate, R_028800_DB_DEPTH_CONTROL, db_depth_control, NULL, 0);
803 r600_pipe_state_add_reg(rstate, R_028000_DB_RENDER_CONTROL, db_render_control, NULL, 0);
804 return rstate;
805 }
806
807 static void *evergreen_create_rs_state(struct pipe_context *ctx,
808 const struct pipe_rasterizer_state *state)
809 {
810 struct r600_context *rctx = (struct r600_context *)ctx;
811 struct r600_pipe_rasterizer *rs = CALLOC_STRUCT(r600_pipe_rasterizer);
812 struct r600_pipe_state *rstate;
813 unsigned tmp;
814 unsigned prov_vtx = 1, polygon_dual_mode;
815 float psize_min, psize_max;
816
817 if (rs == NULL) {
818 return NULL;
819 }
820
821 polygon_dual_mode = (state->fill_front != PIPE_POLYGON_MODE_FILL ||
822 state->fill_back != PIPE_POLYGON_MODE_FILL);
823
824 if (state->flatshade_first)
825 prov_vtx = 0;
826
827 rstate = &rs->rstate;
828 rs->flatshade = state->flatshade;
829 rs->sprite_coord_enable = state->sprite_coord_enable;
830 rs->two_side = state->light_twoside;
831 rs->clip_plane_enable = state->clip_plane_enable;
832 rs->pa_sc_line_stipple = state->line_stipple_enable ?
833 S_028A0C_LINE_PATTERN(state->line_stipple_pattern) |
834 S_028A0C_REPEAT_COUNT(state->line_stipple_factor) : 0;
835 rs->pa_cl_clip_cntl =
836 S_028810_PS_UCP_MODE(3) |
837 S_028810_ZCLIP_NEAR_DISABLE(!state->depth_clip) |
838 S_028810_ZCLIP_FAR_DISABLE(!state->depth_clip) |
839 S_028810_DX_LINEAR_ATTR_CLIP_ENA(1);
840
841 /* offset */
842 rs->offset_units = state->offset_units;
843 rs->offset_scale = state->offset_scale * 12.0f;
844
845 rstate->id = R600_PIPE_STATE_RASTERIZER;
846 tmp = S_0286D4_FLAT_SHADE_ENA(1);
847 if (state->sprite_coord_enable) {
848 tmp |= S_0286D4_PNT_SPRITE_ENA(1) |
849 S_0286D4_PNT_SPRITE_OVRD_X(2) |
850 S_0286D4_PNT_SPRITE_OVRD_Y(3) |
851 S_0286D4_PNT_SPRITE_OVRD_Z(0) |
852 S_0286D4_PNT_SPRITE_OVRD_W(1);
853 if (state->sprite_coord_mode != PIPE_SPRITE_COORD_UPPER_LEFT) {
854 tmp |= S_0286D4_PNT_SPRITE_TOP_1(1);
855 }
856 }
857 r600_pipe_state_add_reg(rstate, R_0286D4_SPI_INTERP_CONTROL_0, tmp, NULL, 0);
858
859 /* point size 12.4 fixed point */
860 tmp = (unsigned)(state->point_size * 8.0);
861 r600_pipe_state_add_reg(rstate, R_028A00_PA_SU_POINT_SIZE, S_028A00_HEIGHT(tmp) | S_028A00_WIDTH(tmp), NULL, 0);
862
863 if (state->point_size_per_vertex) {
864 psize_min = util_get_min_point_size(state);
865 psize_max = 8192;
866 } else {
867 /* Force the point size to be as if the vertex output was disabled. */
868 psize_min = state->point_size;
869 psize_max = state->point_size;
870 }
871 /* Divide by two, because 0.5 = 1 pixel. */
872 r600_pipe_state_add_reg(rstate, R_028A04_PA_SU_POINT_MINMAX,
873 S_028A04_MIN_SIZE(r600_pack_float_12p4(psize_min/2)) |
874 S_028A04_MAX_SIZE(r600_pack_float_12p4(psize_max/2)),
875 NULL, 0);
876
877 tmp = (unsigned)state->line_width * 8;
878 r600_pipe_state_add_reg(rstate, R_028A08_PA_SU_LINE_CNTL, S_028A08_WIDTH(tmp), NULL, 0);
879 r600_pipe_state_add_reg(rstate, R_028A48_PA_SC_MODE_CNTL_0,
880 S_028A48_VPORT_SCISSOR_ENABLE(state->scissor) |
881 S_028A48_LINE_STIPPLE_ENABLE(state->line_stipple_enable),
882 NULL, 0);
883
884 if (rctx->chip_class == CAYMAN) {
885 r600_pipe_state_add_reg(rstate, CM_R_028BE4_PA_SU_VTX_CNTL,
886 S_028C08_PIX_CENTER_HALF(state->gl_rasterization_rules),
887 NULL, 0);
888 } else {
889 r600_pipe_state_add_reg(rstate, R_028C08_PA_SU_VTX_CNTL,
890 S_028C08_PIX_CENTER_HALF(state->gl_rasterization_rules),
891 NULL, 0);
892 }
893 r600_pipe_state_add_reg(rstate, R_028B7C_PA_SU_POLY_OFFSET_CLAMP, fui(state->offset_clamp), NULL, 0);
894 r600_pipe_state_add_reg(rstate, R_028814_PA_SU_SC_MODE_CNTL,
895 S_028814_PROVOKING_VTX_LAST(prov_vtx) |
896 S_028814_CULL_FRONT(state->rasterizer_discard || (state->cull_face & PIPE_FACE_FRONT) ? 1 : 0) |
897 S_028814_CULL_BACK(state->rasterizer_discard || (state->cull_face & PIPE_FACE_BACK) ? 1 : 0) |
898 S_028814_FACE(!state->front_ccw) |
899 S_028814_POLY_OFFSET_FRONT_ENABLE(state->offset_tri) |
900 S_028814_POLY_OFFSET_BACK_ENABLE(state->offset_tri) |
901 S_028814_POLY_OFFSET_PARA_ENABLE(state->offset_tri) |
902 S_028814_POLY_MODE(polygon_dual_mode) |
903 S_028814_POLYMODE_FRONT_PTYPE(r600_translate_fill(state->fill_front)) |
904 S_028814_POLYMODE_BACK_PTYPE(r600_translate_fill(state->fill_back)),
905 NULL, 0);
906 r600_pipe_state_add_reg(rstate, R_028350_SX_MISC, S_028350_MULTIPASS(state->rasterizer_discard), NULL, 0);
907 return rstate;
908 }
909
910 static void *evergreen_create_sampler_state(struct pipe_context *ctx,
911 const struct pipe_sampler_state *state)
912 {
913 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
914 union util_color uc;
915 unsigned aniso_flag_offset = state->max_anisotropy > 1 ? 2 : 0;
916
917 if (rstate == NULL) {
918 return NULL;
919 }
920
921 rstate->id = R600_PIPE_STATE_SAMPLER;
922 util_pack_color(state->border_color.f, PIPE_FORMAT_B8G8R8A8_UNORM, &uc);
923 r600_pipe_state_add_reg_noblock(rstate, R_03C000_SQ_TEX_SAMPLER_WORD0_0,
924 S_03C000_CLAMP_X(r600_tex_wrap(state->wrap_s)) |
925 S_03C000_CLAMP_Y(r600_tex_wrap(state->wrap_t)) |
926 S_03C000_CLAMP_Z(r600_tex_wrap(state->wrap_r)) |
927 S_03C000_XY_MAG_FILTER(r600_tex_filter(state->mag_img_filter) | aniso_flag_offset) |
928 S_03C000_XY_MIN_FILTER(r600_tex_filter(state->min_img_filter) | aniso_flag_offset) |
929 S_03C000_MIP_FILTER(r600_tex_mipfilter(state->min_mip_filter)) |
930 S_03C000_MAX_ANISO(r600_tex_aniso_filter(state->max_anisotropy)) |
931 S_03C000_DEPTH_COMPARE_FUNCTION(r600_tex_compare(state->compare_func)) |
932 S_03C000_BORDER_COLOR_TYPE(uc.ui ? V_03C000_SQ_TEX_BORDER_COLOR_REGISTER : 0), NULL, 0);
933 r600_pipe_state_add_reg_noblock(rstate, R_03C004_SQ_TEX_SAMPLER_WORD1_0,
934 S_03C004_MIN_LOD(S_FIXED(CLAMP(state->min_lod, 0, 15), 8)) |
935 S_03C004_MAX_LOD(S_FIXED(CLAMP(state->max_lod, 0, 15), 8)),
936 NULL, 0);
937 r600_pipe_state_add_reg_noblock(rstate, R_03C008_SQ_TEX_SAMPLER_WORD2_0,
938 S_03C008_LOD_BIAS(S_FIXED(CLAMP(state->lod_bias, -16, 16), 8)) |
939 (state->seamless_cube_map ? 0 : S_03C008_DISABLE_CUBE_WRAP(1)) |
940 S_03C008_TYPE(1),
941 NULL, 0);
942
943 if (uc.ui) {
944 r600_pipe_state_add_reg_noblock(rstate, R_00A404_TD_PS_SAMPLER0_BORDER_RED, fui(state->border_color.f[0]), NULL, 0);
945 r600_pipe_state_add_reg_noblock(rstate, R_00A408_TD_PS_SAMPLER0_BORDER_GREEN, fui(state->border_color.f[1]), NULL, 0);
946 r600_pipe_state_add_reg_noblock(rstate, R_00A40C_TD_PS_SAMPLER0_BORDER_BLUE, fui(state->border_color.f[2]), NULL, 0);
947 r600_pipe_state_add_reg_noblock(rstate, R_00A410_TD_PS_SAMPLER0_BORDER_ALPHA, fui(state->border_color.f[3]), NULL, 0);
948 }
949 return rstate;
950 }
951
952 static struct pipe_sampler_view *evergreen_create_sampler_view(struct pipe_context *ctx,
953 struct pipe_resource *texture,
954 const struct pipe_sampler_view *state)
955 {
956 struct r600_screen *rscreen = (struct r600_screen*)ctx->screen;
957 struct r600_pipe_sampler_view *view = CALLOC_STRUCT(r600_pipe_sampler_view);
958 struct r600_pipe_resource_state *rstate;
959 struct r600_resource_texture *tmp = (struct r600_resource_texture*)texture;
960 unsigned format, endian;
961 uint32_t word4 = 0, yuv_format = 0, pitch = 0;
962 unsigned char swizzle[4], array_mode = 0, tile_type = 0;
963 unsigned height, depth, width;
964 unsigned macro_aspect, tile_split, bankh, bankw, nbanks;
965
966 if (view == NULL)
967 return NULL;
968 rstate = &view->state;
969
970 /* initialize base object */
971 view->base = *state;
972 view->base.texture = NULL;
973 pipe_reference(NULL, &texture->reference);
974 view->base.texture = texture;
975 view->base.reference.count = 1;
976 view->base.context = ctx;
977
978 swizzle[0] = state->swizzle_r;
979 swizzle[1] = state->swizzle_g;
980 swizzle[2] = state->swizzle_b;
981 swizzle[3] = state->swizzle_a;
982
983 format = r600_translate_texformat(ctx->screen, state->format,
984 swizzle,
985 &word4, &yuv_format);
986 if (format == ~0) {
987 format = 0;
988 }
989
990 if (tmp->is_depth && !tmp->is_flushing_texture) {
991 r600_texture_depth_flush(ctx, texture, TRUE);
992 tmp = tmp->flushed_depth_texture;
993 }
994
995 endian = r600_colorformat_endian_swap(format);
996
997 if (!rscreen->use_surface_alloc) {
998 height = texture->height0;
999 depth = texture->depth0;
1000 width = texture->width0;
1001 pitch = align(tmp->pitch_in_blocks[0] *
1002 util_format_get_blockwidth(state->format), 8);
1003 array_mode = tmp->array_mode[0];
1004 tile_type = tmp->tile_type;
1005 tile_split = 0;
1006 macro_aspect = 0;
1007 bankw = 0;
1008 bankh = 0;
1009 } else {
1010 width = tmp->surface.level[0].npix_x;
1011 height = tmp->surface.level[0].npix_y;
1012 depth = tmp->surface.level[0].npix_z;
1013 pitch = tmp->surface.level[0].nblk_x * util_format_get_blockwidth(state->format);
1014 tile_type = tmp->tile_type;
1015
1016 switch (tmp->surface.level[0].mode) {
1017 case RADEON_SURF_MODE_LINEAR_ALIGNED:
1018 array_mode = V_028C70_ARRAY_LINEAR_ALIGNED;
1019 break;
1020 case RADEON_SURF_MODE_2D:
1021 array_mode = V_028C70_ARRAY_2D_TILED_THIN1;
1022 break;
1023 case RADEON_SURF_MODE_1D:
1024 array_mode = V_028C70_ARRAY_1D_TILED_THIN1;
1025 break;
1026 case RADEON_SURF_MODE_LINEAR:
1027 default:
1028 array_mode = V_028C70_ARRAY_LINEAR_GENERAL;
1029 break;
1030 }
1031 tile_split = tmp->surface.tile_split;
1032 macro_aspect = tmp->surface.mtilea;
1033 bankw = tmp->surface.bankw;
1034 bankh = tmp->surface.bankh;
1035 tile_split = eg_tile_split(tile_split);
1036 macro_aspect = eg_macro_tile_aspect(macro_aspect);
1037 bankw = eg_bank_wh(bankw);
1038 bankh = eg_bank_wh(bankh);
1039 }
1040 /* 128 bit formats require tile type = 1 */
1041 if (rscreen->chip_class == CAYMAN) {
1042 if (util_format_get_blocksize(state->format) >= 16)
1043 tile_type = 1;
1044 }
1045 nbanks = eg_num_banks(rscreen->tiling_info.num_banks);
1046
1047 if (texture->target == PIPE_TEXTURE_1D_ARRAY) {
1048 height = 1;
1049 depth = texture->array_size;
1050 } else if (texture->target == PIPE_TEXTURE_2D_ARRAY) {
1051 depth = texture->array_size;
1052 }
1053
1054 rstate->bo[0] = &tmp->resource;
1055 rstate->bo[1] = &tmp->resource;
1056 rstate->bo_usage[0] = RADEON_USAGE_READ;
1057 rstate->bo_usage[1] = RADEON_USAGE_READ;
1058
1059 rstate->val[0] = (S_030000_DIM(r600_tex_dim(texture->target)) |
1060 S_030000_PITCH((pitch / 8) - 1) |
1061 S_030000_TEX_WIDTH(width - 1));
1062 if (rscreen->chip_class == CAYMAN)
1063 rstate->val[0] |= CM_S_030000_NON_DISP_TILING_ORDER(tile_type);
1064 else
1065 rstate->val[0] |= S_030000_NON_DISP_TILING_ORDER(tile_type);
1066 rstate->val[1] = (S_030004_TEX_HEIGHT(height - 1) |
1067 S_030004_TEX_DEPTH(depth - 1) |
1068 S_030004_ARRAY_MODE(array_mode));
1069 rstate->val[2] = (tmp->offset[0] + r600_resource_va(ctx->screen, texture)) >> 8;
1070 if (state->u.tex.last_level) {
1071 rstate->val[3] = (tmp->offset[1] + r600_resource_va(ctx->screen, texture)) >> 8;
1072 } else {
1073 rstate->val[3] = (tmp->offset[0] + r600_resource_va(ctx->screen, texture)) >> 8;
1074 }
1075 rstate->val[4] = (word4 |
1076 S_030010_SRF_MODE_ALL(V_030010_SRF_MODE_ZERO_CLAMP_MINUS_ONE) |
1077 S_030010_ENDIAN_SWAP(endian) |
1078 S_030010_BASE_LEVEL(state->u.tex.first_level));
1079 rstate->val[5] = (S_030014_LAST_LEVEL(state->u.tex.last_level) |
1080 S_030014_BASE_ARRAY(state->u.tex.first_layer) |
1081 S_030014_LAST_ARRAY(state->u.tex.last_layer));
1082 /* aniso max 16 samples */
1083 rstate->val[6] = (S_030018_MAX_ANISO(4)) |
1084 (S_030018_TILE_SPLIT(tile_split));
1085 rstate->val[7] = S_03001C_DATA_FORMAT(format) |
1086 S_03001C_TYPE(V_03001C_SQ_TEX_VTX_VALID_TEXTURE) |
1087 S_03001C_BANK_WIDTH(bankw) |
1088 S_03001C_BANK_HEIGHT(bankh) |
1089 S_03001C_MACRO_TILE_ASPECT(macro_aspect) |
1090 S_03001C_NUM_BANKS(nbanks);
1091
1092 return &view->base;
1093 }
1094
1095 static void evergreen_set_vs_sampler_view(struct pipe_context *ctx, unsigned count,
1096 struct pipe_sampler_view **views)
1097 {
1098 struct r600_context *rctx = (struct r600_context *)ctx;
1099 struct r600_pipe_sampler_view **resource = (struct r600_pipe_sampler_view **)views;
1100
1101 for (int i = 0; i < count; i++) {
1102 if (resource[i]) {
1103 r600_context_pipe_state_set_vs_resource(rctx, &resource[i]->state,
1104 i + R600_MAX_CONST_BUFFERS);
1105 }
1106 }
1107 }
1108
1109 static void evergreen_set_ps_sampler_view(struct pipe_context *ctx, unsigned count,
1110 struct pipe_sampler_view **views)
1111 {
1112 struct r600_context *rctx = (struct r600_context *)ctx;
1113 struct r600_pipe_sampler_view **resource = (struct r600_pipe_sampler_view **)views;
1114 int i;
1115 int has_depth = 0;
1116
1117 for (i = 0; i < count; i++) {
1118 if (&rctx->ps_samplers.views[i]->base != views[i]) {
1119 if (resource[i]) {
1120 if (((struct r600_resource_texture *)resource[i]->base.texture)->is_depth)
1121 has_depth = 1;
1122 r600_context_pipe_state_set_ps_resource(rctx, &resource[i]->state,
1123 i + R600_MAX_CONST_BUFFERS);
1124 } else
1125 r600_context_pipe_state_set_ps_resource(rctx, NULL,
1126 i + R600_MAX_CONST_BUFFERS);
1127
1128 pipe_sampler_view_reference(
1129 (struct pipe_sampler_view **)&rctx->ps_samplers.views[i],
1130 views[i]);
1131 } else {
1132 if (resource[i]) {
1133 if (((struct r600_resource_texture *)resource[i]->base.texture)->is_depth)
1134 has_depth = 1;
1135 }
1136 }
1137 }
1138 for (i = count; i < NUM_TEX_UNITS; i++) {
1139 if (rctx->ps_samplers.views[i]) {
1140 r600_context_pipe_state_set_ps_resource(rctx, NULL,
1141 i + R600_MAX_CONST_BUFFERS);
1142 pipe_sampler_view_reference((struct pipe_sampler_view **)&rctx->ps_samplers.views[i], NULL);
1143 }
1144 }
1145 rctx->have_depth_texture = has_depth;
1146 rctx->ps_samplers.n_views = count;
1147 }
1148
1149 static void evergreen_bind_ps_sampler(struct pipe_context *ctx, unsigned count, void **states)
1150 {
1151 struct r600_context *rctx = (struct r600_context *)ctx;
1152 struct r600_pipe_state **rstates = (struct r600_pipe_state **)states;
1153
1154 if (count)
1155 r600_inval_texture_cache(rctx);
1156
1157 memcpy(rctx->ps_samplers.samplers, states, sizeof(void*) * count);
1158 rctx->ps_samplers.n_samplers = count;
1159
1160 for (int i = 0; i < count; i++) {
1161 evergreen_context_pipe_state_set_ps_sampler(rctx, rstates[i], i);
1162 }
1163 }
1164
1165 static void evergreen_bind_vs_sampler(struct pipe_context *ctx, unsigned count, void **states)
1166 {
1167 struct r600_context *rctx = (struct r600_context *)ctx;
1168 struct r600_pipe_state **rstates = (struct r600_pipe_state **)states;
1169
1170 if (count)
1171 r600_inval_texture_cache(rctx);
1172
1173 for (int i = 0; i < count; i++) {
1174 evergreen_context_pipe_state_set_vs_sampler(rctx, rstates[i], i);
1175 }
1176 }
1177
1178 static void evergreen_set_clip_state(struct pipe_context *ctx,
1179 const struct pipe_clip_state *state)
1180 {
1181 struct r600_context *rctx = (struct r600_context *)ctx;
1182 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
1183 struct pipe_resource *cbuf;
1184
1185 if (rstate == NULL)
1186 return;
1187
1188 rctx->clip = *state;
1189 rstate->id = R600_PIPE_STATE_CLIP;
1190 for (int i = 0; i < 6; i++) {
1191 r600_pipe_state_add_reg(rstate,
1192 R_0285BC_PA_CL_UCP0_X + i * 16,
1193 fui(state->ucp[i][0]), NULL, 0);
1194 r600_pipe_state_add_reg(rstate,
1195 R_0285C0_PA_CL_UCP0_Y + i * 16,
1196 fui(state->ucp[i][1]) , NULL, 0);
1197 r600_pipe_state_add_reg(rstate,
1198 R_0285C4_PA_CL_UCP0_Z + i * 16,
1199 fui(state->ucp[i][2]), NULL, 0);
1200 r600_pipe_state_add_reg(rstate,
1201 R_0285C8_PA_CL_UCP0_W + i * 16,
1202 fui(state->ucp[i][3]), NULL, 0);
1203 }
1204
1205 free(rctx->states[R600_PIPE_STATE_CLIP]);
1206 rctx->states[R600_PIPE_STATE_CLIP] = rstate;
1207 r600_context_pipe_state_set(rctx, rstate);
1208
1209 cbuf = pipe_user_buffer_create(ctx->screen,
1210 state->ucp,
1211 4*4*8, /* 8*4 floats */
1212 PIPE_BIND_CONSTANT_BUFFER);
1213 r600_set_constant_buffer(ctx, PIPE_SHADER_VERTEX, 1, cbuf);
1214 pipe_resource_reference(&cbuf, NULL);
1215 }
1216
1217 static void evergreen_set_polygon_stipple(struct pipe_context *ctx,
1218 const struct pipe_poly_stipple *state)
1219 {
1220 }
1221
1222 static void evergreen_set_sample_mask(struct pipe_context *pipe, unsigned sample_mask)
1223 {
1224 }
1225
1226 static void evergreen_get_scissor_rect(struct r600_context *rctx,
1227 unsigned tl_x, unsigned tl_y, unsigned br_x, unsigned br_y,
1228 uint32_t *tl, uint32_t *br)
1229 {
1230 /* EG hw workaround */
1231 if (br_x == 0)
1232 tl_x = 1;
1233 if (br_y == 0)
1234 tl_y = 1;
1235
1236 /* cayman hw workaround */
1237 if (rctx->chip_class == CAYMAN) {
1238 if (br_x == 1 && br_y == 1)
1239 br_x = 2;
1240 }
1241
1242 *tl = S_028240_TL_X(tl_x) | S_028240_TL_Y(tl_y);
1243 *br = S_028244_BR_X(br_x) | S_028244_BR_Y(br_y);
1244 }
1245
1246 static void evergreen_set_scissor_state(struct pipe_context *ctx,
1247 const struct pipe_scissor_state *state)
1248 {
1249 struct r600_context *rctx = (struct r600_context *)ctx;
1250 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
1251 uint32_t tl, br;
1252
1253 if (rstate == NULL)
1254 return;
1255
1256 evergreen_get_scissor_rect(rctx, state->minx, state->miny, state->maxx, state->maxy, &tl, &br);
1257
1258 rstate->id = R600_PIPE_STATE_SCISSOR;
1259 r600_pipe_state_add_reg(rstate, R_028250_PA_SC_VPORT_SCISSOR_0_TL, tl, NULL, 0);
1260 r600_pipe_state_add_reg(rstate, R_028254_PA_SC_VPORT_SCISSOR_0_BR, br, NULL, 0);
1261
1262 free(rctx->states[R600_PIPE_STATE_SCISSOR]);
1263 rctx->states[R600_PIPE_STATE_SCISSOR] = rstate;
1264 r600_context_pipe_state_set(rctx, rstate);
1265 }
1266
1267 static void evergreen_set_viewport_state(struct pipe_context *ctx,
1268 const struct pipe_viewport_state *state)
1269 {
1270 struct r600_context *rctx = (struct r600_context *)ctx;
1271 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
1272
1273 if (rstate == NULL)
1274 return;
1275
1276 rctx->viewport = *state;
1277 rstate->id = R600_PIPE_STATE_VIEWPORT;
1278 r600_pipe_state_add_reg(rstate, R_02843C_PA_CL_VPORT_XSCALE_0, fui(state->scale[0]), NULL, 0);
1279 r600_pipe_state_add_reg(rstate, R_028444_PA_CL_VPORT_YSCALE_0, fui(state->scale[1]), NULL, 0);
1280 r600_pipe_state_add_reg(rstate, R_02844C_PA_CL_VPORT_ZSCALE_0, fui(state->scale[2]), NULL, 0);
1281 r600_pipe_state_add_reg(rstate, R_028440_PA_CL_VPORT_XOFFSET_0, fui(state->translate[0]), NULL, 0);
1282 r600_pipe_state_add_reg(rstate, R_028448_PA_CL_VPORT_YOFFSET_0, fui(state->translate[1]), NULL, 0);
1283 r600_pipe_state_add_reg(rstate, R_028450_PA_CL_VPORT_ZOFFSET_0, fui(state->translate[2]), NULL, 0);
1284
1285 free(rctx->states[R600_PIPE_STATE_VIEWPORT]);
1286 rctx->states[R600_PIPE_STATE_VIEWPORT] = rstate;
1287 r600_context_pipe_state_set(rctx, rstate);
1288 }
1289
1290 static void evergreen_cb(struct r600_context *rctx, struct r600_pipe_state *rstate,
1291 const struct pipe_framebuffer_state *state, int cb)
1292 {
1293 struct r600_screen *rscreen = rctx->screen;
1294 struct r600_resource_texture *rtex;
1295 struct r600_surface *surf;
1296 unsigned level = state->cbufs[cb]->u.tex.level;
1297 unsigned pitch, slice;
1298 unsigned color_info, color_attrib;
1299 unsigned format, swap, ntype, endian;
1300 uint64_t offset;
1301 unsigned tile_type, macro_aspect, tile_split, bankh, bankw, nbanks;
1302 const struct util_format_description *desc;
1303 int i;
1304 unsigned blend_clamp = 0, blend_bypass = 0;
1305
1306 surf = (struct r600_surface *)state->cbufs[cb];
1307 rtex = (struct r600_resource_texture*)state->cbufs[cb]->texture;
1308
1309 if (rtex->is_depth)
1310 rctx->have_depth_fb = TRUE;
1311
1312 if (rtex->is_depth && !rtex->is_flushing_texture) {
1313 r600_texture_depth_flush(&rctx->context, state->cbufs[cb]->texture, TRUE);
1314 rtex = rtex->flushed_depth_texture;
1315 }
1316
1317 /* XXX quite sure for dx10+ hw don't need any offset hacks */
1318 if (!rscreen->use_surface_alloc) {
1319 offset = r600_texture_get_offset(rtex,
1320 level, state->cbufs[cb]->u.tex.first_layer);
1321 pitch = rtex->pitch_in_blocks[level] / 8 - 1;
1322 slice = rtex->pitch_in_blocks[level] * surf->aligned_height / 64;
1323 if (slice) {
1324 slice = slice - 1;
1325 }
1326 color_info = S_028C70_ARRAY_MODE(rtex->array_mode[level]);
1327 tile_split = 0;
1328 macro_aspect = 0;
1329 bankw = 0;
1330 bankh = 0;
1331 if (rtex->array_mode[level] > V_028C70_ARRAY_LINEAR_ALIGNED) {
1332 tile_type = rtex->tile_type;
1333 } else {
1334 /* workaround for linear buffers */
1335 tile_type = 1;
1336 }
1337 } else {
1338 offset = rtex->surface.level[level].offset;
1339 if (rtex->surface.level[level].mode < RADEON_SURF_MODE_1D) {
1340 offset += rtex->surface.level[level].slice_size *
1341 state->cbufs[cb]->u.tex.first_layer;
1342 }
1343 pitch = (rtex->surface.level[level].nblk_x) / 8 - 1;
1344 slice = (rtex->surface.level[level].nblk_x * rtex->surface.level[level].nblk_y) / 64;
1345 if (slice) {
1346 slice = slice - 1;
1347 }
1348 color_info = 0;
1349 switch (rtex->surface.level[level].mode) {
1350 case RADEON_SURF_MODE_LINEAR_ALIGNED:
1351 color_info = S_028C70_ARRAY_MODE(V_028C70_ARRAY_LINEAR_ALIGNED);
1352 tile_type = 1;
1353 break;
1354 case RADEON_SURF_MODE_1D:
1355 color_info = S_028C70_ARRAY_MODE(V_028C70_ARRAY_1D_TILED_THIN1);
1356 tile_type = rtex->tile_type;
1357 break;
1358 case RADEON_SURF_MODE_2D:
1359 color_info = S_028C70_ARRAY_MODE(V_028C70_ARRAY_2D_TILED_THIN1);
1360 tile_type = rtex->tile_type;
1361 break;
1362 case RADEON_SURF_MODE_LINEAR:
1363 default:
1364 color_info = S_028C70_ARRAY_MODE(V_028C70_ARRAY_LINEAR_GENERAL);
1365 tile_type = 1;
1366 break;
1367 }
1368 tile_split = rtex->surface.tile_split;
1369 macro_aspect = rtex->surface.mtilea;
1370 bankw = rtex->surface.bankw;
1371 bankh = rtex->surface.bankh;
1372 tile_split = eg_tile_split(tile_split);
1373 macro_aspect = eg_macro_tile_aspect(macro_aspect);
1374 bankw = eg_bank_wh(bankw);
1375 bankh = eg_bank_wh(bankh);
1376 }
1377 /* 128 bit formats require tile type = 1 */
1378 if (rscreen->chip_class == CAYMAN) {
1379 if (util_format_get_blocksize(surf->base.format) >= 16)
1380 tile_type = 1;
1381 }
1382 nbanks = eg_num_banks(rscreen->tiling_info.num_banks);
1383 desc = util_format_description(surf->base.format);
1384 for (i = 0; i < 4; i++) {
1385 if (desc->channel[i].type != UTIL_FORMAT_TYPE_VOID) {
1386 break;
1387 }
1388 }
1389
1390 color_attrib = S_028C74_TILE_SPLIT(tile_split)|
1391 S_028C74_NUM_BANKS(nbanks) |
1392 S_028C74_BANK_WIDTH(bankw) |
1393 S_028C74_BANK_HEIGHT(bankh) |
1394 S_028C74_MACRO_TILE_ASPECT(macro_aspect) |
1395 S_028C74_NON_DISP_TILING_ORDER(tile_type);
1396
1397 ntype = V_028C70_NUMBER_UNORM;
1398 if (desc->colorspace == UTIL_FORMAT_COLORSPACE_SRGB)
1399 ntype = V_028C70_NUMBER_SRGB;
1400 else if (desc->channel[i].type == UTIL_FORMAT_TYPE_SIGNED) {
1401 if (desc->channel[i].normalized)
1402 ntype = V_028C70_NUMBER_SNORM;
1403 else if (desc->channel[i].pure_integer)
1404 ntype = V_028C70_NUMBER_SINT;
1405 } else if (desc->channel[i].type == UTIL_FORMAT_TYPE_UNSIGNED) {
1406 if (desc->channel[i].normalized)
1407 ntype = V_028C70_NUMBER_UNORM;
1408 else if (desc->channel[i].pure_integer)
1409 ntype = V_028C70_NUMBER_UINT;
1410 }
1411
1412 format = r600_translate_colorformat(surf->base.format);
1413 swap = r600_translate_colorswap(surf->base.format);
1414 if (rtex->resource.b.b.b.usage == PIPE_USAGE_STAGING) {
1415 endian = ENDIAN_NONE;
1416 } else {
1417 endian = r600_colorformat_endian_swap(format);
1418 }
1419
1420 /* blend clamp should be set for all NORM/SRGB types */
1421 if (ntype == V_028C70_NUMBER_UNORM || ntype == V_028C70_NUMBER_SNORM ||
1422 ntype == V_028C70_NUMBER_SRGB)
1423 blend_clamp = 1;
1424
1425 /* set blend bypass according to docs if SINT/UINT or
1426 8/24 COLOR variants */
1427 if (ntype == V_028C70_NUMBER_UINT || ntype == V_028C70_NUMBER_SINT ||
1428 format == V_028C70_COLOR_8_24 || format == V_028C70_COLOR_24_8 ||
1429 format == V_028C70_COLOR_X24_8_32_FLOAT) {
1430 blend_clamp = 0;
1431 blend_bypass = 1;
1432 }
1433
1434 color_info |= S_028C70_FORMAT(format) |
1435 S_028C70_COMP_SWAP(swap) |
1436 S_028C70_BLEND_CLAMP(blend_clamp) |
1437 S_028C70_BLEND_BYPASS(blend_bypass) |
1438 S_028C70_NUMBER_TYPE(ntype) |
1439 S_028C70_ENDIAN(endian);
1440
1441 /* EXPORT_NORM is an optimzation that can be enabled for better
1442 * performance in certain cases.
1443 * EXPORT_NORM can be enabled if:
1444 * - 11-bit or smaller UNORM/SNORM/SRGB
1445 * - 16-bit or smaller FLOAT
1446 */
1447 /* XXX: This should probably be the same for all CBs if we want
1448 * useful alpha tests. */
1449 if (desc->colorspace != UTIL_FORMAT_COLORSPACE_ZS &&
1450 ((desc->channel[i].size < 12 &&
1451 desc->channel[i].type != UTIL_FORMAT_TYPE_FLOAT &&
1452 ntype != V_028C70_NUMBER_UINT && ntype != V_028C70_NUMBER_SINT) ||
1453 (desc->channel[i].size < 17 &&
1454 desc->channel[i].type == UTIL_FORMAT_TYPE_FLOAT))) {
1455 color_info |= S_028C70_SOURCE_FORMAT(V_028C70_EXPORT_4C_16BPC);
1456 rctx->export_16bpc = true;
1457 } else {
1458 rctx->export_16bpc = false;
1459 }
1460 rctx->alpha_ref_dirty = true;
1461
1462
1463 offset += r600_resource_va(rctx->context.screen, state->cbufs[cb]->texture);
1464 offset >>= 8;
1465
1466 /* XXX handle enabling of CB beyond BASE8 which has different offset */
1467 r600_pipe_state_add_reg(rstate,
1468 R_028C60_CB_COLOR0_BASE + cb * 0x3C,
1469 offset, &rtex->resource, RADEON_USAGE_READWRITE);
1470 r600_pipe_state_add_reg(rstate,
1471 R_028C78_CB_COLOR0_DIM + cb * 0x3C,
1472 0x0, NULL, 0);
1473 r600_pipe_state_add_reg(rstate,
1474 R_028C70_CB_COLOR0_INFO + cb * 0x3C,
1475 color_info, &rtex->resource, RADEON_USAGE_READWRITE);
1476 r600_pipe_state_add_reg(rstate,
1477 R_028C64_CB_COLOR0_PITCH + cb * 0x3C,
1478 S_028C64_PITCH_TILE_MAX(pitch),
1479 NULL, 0);
1480 r600_pipe_state_add_reg(rstate,
1481 R_028C68_CB_COLOR0_SLICE + cb * 0x3C,
1482 S_028C68_SLICE_TILE_MAX(slice),
1483 NULL, 0);
1484 if (!rscreen->use_surface_alloc) {
1485 r600_pipe_state_add_reg(rstate,
1486 R_028C6C_CB_COLOR0_VIEW + cb * 0x3C,
1487 0x00000000, NULL, 0);
1488 } else {
1489 if (rtex->surface.level[level].mode < RADEON_SURF_MODE_1D) {
1490 r600_pipe_state_add_reg(rstate,
1491 R_028C6C_CB_COLOR0_VIEW + cb * 0x3C,
1492 0x00000000, NULL, 0);
1493 } else {
1494 r600_pipe_state_add_reg(rstate,
1495 R_028C6C_CB_COLOR0_VIEW + cb * 0x3C,
1496 S_028C6C_SLICE_START(state->cbufs[cb]->u.tex.first_layer) |
1497 S_028C6C_SLICE_MAX(state->cbufs[cb]->u.tex.last_layer),
1498 NULL, 0);
1499 }
1500 }
1501 r600_pipe_state_add_reg(rstate,
1502 R_028C74_CB_COLOR0_ATTRIB + cb * 0x3C,
1503 color_attrib,
1504 &rtex->resource, RADEON_USAGE_READWRITE);
1505 }
1506
1507 static void evergreen_db(struct r600_context *rctx, struct r600_pipe_state *rstate,
1508 const struct pipe_framebuffer_state *state)
1509 {
1510 struct r600_screen *rscreen = rctx->screen;
1511 struct r600_resource_texture *rtex;
1512 struct r600_surface *surf;
1513 uint64_t offset;
1514 unsigned level, first_layer, pitch, slice, format, array_mode;
1515 unsigned macro_aspect, tile_split, bankh, bankw, z_info, nbanks;
1516
1517 if (state->zsbuf == NULL)
1518 return;
1519
1520 surf = (struct r600_surface *)state->zsbuf;
1521 level = surf->base.u.tex.level;
1522 rtex = (struct r600_resource_texture*)surf->base.texture;
1523 first_layer = surf->base.u.tex.first_layer;
1524 format = r600_translate_dbformat(rtex->real_format);
1525
1526 offset = r600_resource_va(rctx->context.screen, surf->base.texture);
1527 /* XXX remove this once tiling is properly supported */
1528 if (!rscreen->use_surface_alloc) {
1529 /* XXX remove this once tiling is properly supported */
1530 array_mode = rtex->array_mode[level] ? rtex->array_mode[level] :
1531 V_028C70_ARRAY_1D_TILED_THIN1;
1532
1533 offset += r600_texture_get_offset(rtex, level, first_layer);
1534 pitch = (rtex->pitch_in_blocks[level] / 8) - 1;
1535 slice = ((rtex->pitch_in_blocks[level] * surf->aligned_height) / 64);
1536 if (slice) {
1537 slice = slice - 1;
1538 }
1539 tile_split = 0;
1540 macro_aspect = 0;
1541 bankw = 0;
1542 bankh = 0;
1543 } else {
1544 offset += rtex->surface.level[level].offset;
1545 pitch = (rtex->surface.level[level].nblk_x / 8) - 1;
1546 slice = (rtex->surface.level[level].nblk_x * rtex->surface.level[level].nblk_y) / 64;
1547 if (slice) {
1548 slice = slice - 1;
1549 }
1550 switch (rtex->surface.level[level].mode) {
1551 case RADEON_SURF_MODE_2D:
1552 array_mode = V_028C70_ARRAY_2D_TILED_THIN1;
1553 break;
1554 case RADEON_SURF_MODE_1D:
1555 case RADEON_SURF_MODE_LINEAR_ALIGNED:
1556 case RADEON_SURF_MODE_LINEAR:
1557 default:
1558 array_mode = V_028C70_ARRAY_1D_TILED_THIN1;
1559 break;
1560 }
1561 tile_split = rtex->surface.tile_split;
1562 macro_aspect = rtex->surface.mtilea;
1563 bankw = rtex->surface.bankw;
1564 bankh = rtex->surface.bankh;
1565 tile_split = eg_tile_split(tile_split);
1566 macro_aspect = eg_macro_tile_aspect(macro_aspect);
1567 bankw = eg_bank_wh(bankw);
1568 bankh = eg_bank_wh(bankh);
1569 }
1570 nbanks = eg_num_banks(rscreen->tiling_info.num_banks);
1571 offset >>= 8;
1572
1573 z_info = S_028040_ARRAY_MODE(array_mode) |
1574 S_028040_FORMAT(format) |
1575 S_028040_TILE_SPLIT(tile_split)|
1576 S_028040_NUM_BANKS(nbanks) |
1577 S_028040_BANK_WIDTH(bankw) |
1578 S_028040_BANK_HEIGHT(bankh) |
1579 S_028040_MACRO_TILE_ASPECT(macro_aspect);
1580
1581 r600_pipe_state_add_reg(rstate, R_028048_DB_Z_READ_BASE,
1582 offset, &rtex->resource, RADEON_USAGE_READWRITE);
1583 r600_pipe_state_add_reg(rstate, R_028050_DB_Z_WRITE_BASE,
1584 offset, &rtex->resource, RADEON_USAGE_READWRITE);
1585 if (!rscreen->use_surface_alloc) {
1586 r600_pipe_state_add_reg(rstate, R_028008_DB_DEPTH_VIEW,
1587 0x00000000, NULL, 0);
1588 } else {
1589 r600_pipe_state_add_reg(rstate, R_028008_DB_DEPTH_VIEW,
1590 S_028008_SLICE_START(state->zsbuf->u.tex.first_layer) |
1591 S_028008_SLICE_MAX(state->zsbuf->u.tex.last_layer),
1592 NULL, 0);
1593 }
1594
1595 if (rtex->stencil) {
1596 uint64_t stencil_offset =
1597 r600_texture_get_offset(rtex->stencil, level, first_layer);
1598 unsigned stile_split;
1599
1600 stile_split = eg_tile_split(rtex->stencil->surface.tile_split);
1601 stencil_offset += r600_resource_va(rctx->context.screen, (void*)rtex->stencil);
1602 stencil_offset >>= 8;
1603
1604 r600_pipe_state_add_reg(rstate, R_02804C_DB_STENCIL_READ_BASE,
1605 stencil_offset, &rtex->stencil->resource, RADEON_USAGE_READWRITE);
1606 r600_pipe_state_add_reg(rstate, R_028054_DB_STENCIL_WRITE_BASE,
1607 stencil_offset, &rtex->stencil->resource, RADEON_USAGE_READWRITE);
1608 r600_pipe_state_add_reg(rstate, R_028044_DB_STENCIL_INFO,
1609 1 | S_028044_TILE_SPLIT(stile_split),
1610 &rtex->stencil->resource, RADEON_USAGE_READWRITE);
1611 } else {
1612 if (rscreen->use_surface_alloc && rtex->surface.flags & RADEON_SURF_SBUFFER) {
1613 uint64_t stencil_offset = rtex->surface.stencil_offset;
1614 unsigned stile_split = rtex->surface.stencil_tile_split;
1615
1616 stile_split = eg_tile_split(stile_split);
1617 stencil_offset += r600_resource_va(rctx->context.screen, surf->base.texture);
1618 stencil_offset += rtex->surface.level[level].offset / 4;
1619 stencil_offset >>= 8;
1620
1621 r600_pipe_state_add_reg(rstate, R_02804C_DB_STENCIL_READ_BASE,
1622 stencil_offset, &rtex->resource,
1623 RADEON_USAGE_READWRITE);
1624 r600_pipe_state_add_reg(rstate, R_028054_DB_STENCIL_WRITE_BASE,
1625 stencil_offset, &rtex->resource,
1626 RADEON_USAGE_READWRITE);
1627 r600_pipe_state_add_reg(rstate, R_028044_DB_STENCIL_INFO,
1628 1 | S_028044_TILE_SPLIT(stile_split),
1629 &rtex->resource,
1630 RADEON_USAGE_READWRITE);
1631 } else {
1632 r600_pipe_state_add_reg(rstate, R_02804C_DB_STENCIL_READ_BASE,
1633 offset, &rtex->resource,
1634 RADEON_USAGE_READWRITE);
1635 r600_pipe_state_add_reg(rstate, R_028054_DB_STENCIL_WRITE_BASE,
1636 offset, &rtex->resource,
1637 RADEON_USAGE_READWRITE);
1638 r600_pipe_state_add_reg(rstate, R_028044_DB_STENCIL_INFO,
1639 0, NULL, RADEON_USAGE_READWRITE);
1640 }
1641 }
1642
1643 r600_pipe_state_add_reg(rstate, R_028040_DB_Z_INFO, z_info,
1644 &rtex->resource, RADEON_USAGE_READWRITE);
1645 r600_pipe_state_add_reg(rstate, R_028058_DB_DEPTH_SIZE,
1646 S_028058_PITCH_TILE_MAX(pitch),
1647 NULL, 0);
1648 r600_pipe_state_add_reg(rstate, R_02805C_DB_DEPTH_SLICE,
1649 S_02805C_SLICE_TILE_MAX(slice),
1650 NULL, 0);
1651 }
1652
1653 static void evergreen_set_framebuffer_state(struct pipe_context *ctx,
1654 const struct pipe_framebuffer_state *state)
1655 {
1656 struct r600_context *rctx = (struct r600_context *)ctx;
1657 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
1658 uint32_t shader_mask, tl, br;
1659
1660 if (rstate == NULL)
1661 return;
1662
1663 r600_flush_framebuffer(rctx, false);
1664
1665 /* unreference old buffer and reference new one */
1666 rstate->id = R600_PIPE_STATE_FRAMEBUFFER;
1667
1668 util_copy_framebuffer_state(&rctx->framebuffer, state);
1669
1670 /* build states */
1671 rctx->have_depth_fb = 0;
1672 rctx->nr_cbufs = state->nr_cbufs;
1673 for (int i = 0; i < state->nr_cbufs; i++) {
1674 evergreen_cb(rctx, rstate, state, i);
1675 }
1676 if (state->zsbuf) {
1677 evergreen_db(rctx, rstate, state);
1678 }
1679
1680 shader_mask = 0;
1681 for (int i = 0; i < state->nr_cbufs; i++) {
1682 shader_mask |= 0xf << (i * 4);
1683 }
1684
1685 evergreen_get_scissor_rect(rctx, 0, 0, state->width, state->height, &tl, &br);
1686
1687 r600_pipe_state_add_reg(rstate,
1688 R_028204_PA_SC_WINDOW_SCISSOR_TL, tl,
1689 NULL, 0);
1690 r600_pipe_state_add_reg(rstate,
1691 R_028208_PA_SC_WINDOW_SCISSOR_BR, br,
1692 NULL, 0);
1693 r600_pipe_state_add_reg(rstate, R_02823C_CB_SHADER_MASK,
1694 shader_mask, NULL, 0);
1695
1696 free(rctx->states[R600_PIPE_STATE_FRAMEBUFFER]);
1697 rctx->states[R600_PIPE_STATE_FRAMEBUFFER] = rstate;
1698 r600_context_pipe_state_set(rctx, rstate);
1699
1700 if (state->zsbuf) {
1701 evergreen_polygon_offset_update(rctx);
1702 }
1703 }
1704
1705 static void evergreen_emit_db_misc_state(struct r600_context *rctx, struct r600_atom *atom)
1706 {
1707 struct radeon_winsys_cs *cs = rctx->cs;
1708 struct r600_db_misc_state *a = (struct r600_db_misc_state*)atom;
1709 unsigned db_count_control = 0;
1710 unsigned db_render_override =
1711 S_02800C_FORCE_HIZ_ENABLE(V_02800C_FORCE_DISABLE) |
1712 S_02800C_FORCE_HIS_ENABLE0(V_02800C_FORCE_DISABLE) |
1713 S_02800C_FORCE_HIS_ENABLE1(V_02800C_FORCE_DISABLE);
1714
1715 if (a->occlusion_query_enabled) {
1716 db_count_control |= S_028004_PERFECT_ZPASS_COUNTS(1);
1717 db_render_override |= S_02800C_NOOP_CULL_DISABLE(1);
1718 }
1719
1720 r600_write_context_reg(cs, R_028004_DB_COUNT_CONTROL, db_count_control);
1721 r600_write_context_reg(cs, R_02800C_DB_RENDER_OVERRIDE, db_render_override);
1722 }
1723
1724 static void evergreen_emit_vertex_buffers(struct r600_context *rctx, struct r600_atom *atom)
1725 {
1726 struct radeon_winsys_cs *cs = rctx->cs;
1727 struct pipe_vertex_buffer *vb = rctx->vbuf_mgr->real_vertex_buffer;
1728 unsigned count = rctx->vbuf_mgr->nr_real_vertex_buffers;
1729 unsigned i;
1730 uint64_t va;
1731
1732 for (i = 0; i < count; i++) {
1733 struct r600_resource *rbuffer = (struct r600_resource*)vb[i].buffer;
1734
1735 if (!rbuffer) {
1736 continue;
1737 }
1738
1739 va = r600_resource_va(&rctx->screen->screen, &rbuffer->b.b.b);
1740 va += vb[i].buffer_offset;
1741
1742 /* fetch resources start at index 992 */
1743 r600_write_value(cs, PKT3(PKT3_SET_RESOURCE, 8, 0));
1744 r600_write_value(cs, (992 + i) * 8);
1745 r600_write_value(cs, va); /* RESOURCEi_WORD0 */
1746 r600_write_value(cs, rbuffer->buf->size - vb[i].buffer_offset - 1); /* RESOURCEi_WORD1 */
1747 r600_write_value(cs, /* RESOURCEi_WORD2 */
1748 S_030008_ENDIAN_SWAP(r600_endian_swap(32)) |
1749 S_030008_STRIDE(vb[i].stride) |
1750 S_030008_BASE_ADDRESS_HI(va >> 32UL));
1751 r600_write_value(cs, /* RESOURCEi_WORD3 */
1752 S_03000C_DST_SEL_X(V_03000C_SQ_SEL_X) |
1753 S_03000C_DST_SEL_Y(V_03000C_SQ_SEL_Y) |
1754 S_03000C_DST_SEL_Z(V_03000C_SQ_SEL_Z) |
1755 S_03000C_DST_SEL_W(V_03000C_SQ_SEL_W));
1756 r600_write_value(cs, 0); /* RESOURCEi_WORD4 */
1757 r600_write_value(cs, 0); /* RESOURCEi_WORD5 */
1758 r600_write_value(cs, 0); /* RESOURCEi_WORD6 */
1759 r600_write_value(cs, 0xc0000000); /* RESOURCEi_WORD7 */
1760
1761 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0));
1762 r600_write_value(cs, r600_context_bo_reloc(rctx, rbuffer, RADEON_USAGE_READ));
1763 }
1764 }
1765
1766 static void evergreen_emit_constant_buffer(struct r600_context *rctx,
1767 struct r600_constbuf_state *state,
1768 unsigned buffer_id_base,
1769 unsigned reg_alu_constbuf_size,
1770 unsigned reg_alu_const_cache)
1771 {
1772 struct radeon_winsys_cs *cs = rctx->cs;
1773 uint32_t dirty_mask = state->dirty_mask;
1774
1775 while (dirty_mask) {
1776 struct r600_constant_buffer *cb;
1777 struct r600_resource *rbuffer;
1778 uint64_t va;
1779 unsigned buffer_index = ffs(dirty_mask) - 1;
1780
1781 cb = &state->cb[buffer_index];
1782 rbuffer = (struct r600_resource*)cb->buffer;
1783 assert(rbuffer);
1784
1785 va = r600_resource_va(&rctx->screen->screen, &rbuffer->b.b.b);
1786 va += cb->buffer_offset;
1787
1788 r600_write_context_reg(cs, reg_alu_constbuf_size + buffer_index * 4,
1789 ALIGN_DIVUP(cb->buffer_size >> 4, 16));
1790 r600_write_context_reg(cs, reg_alu_const_cache + buffer_index * 4, va >> 8);
1791
1792 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0));
1793 r600_write_value(cs, r600_context_bo_reloc(rctx, rbuffer, RADEON_USAGE_READ));
1794
1795 r600_write_value(cs, PKT3(PKT3_SET_RESOURCE, 8, 0));
1796 r600_write_value(cs, (buffer_id_base + buffer_index) * 8);
1797 r600_write_value(cs, va); /* RESOURCEi_WORD0 */
1798 r600_write_value(cs, rbuffer->buf->size - cb->buffer_offset - 1); /* RESOURCEi_WORD1 */
1799 r600_write_value(cs, /* RESOURCEi_WORD2 */
1800 S_030008_ENDIAN_SWAP(r600_endian_swap(32)) |
1801 S_030008_STRIDE(16) |
1802 S_030008_BASE_ADDRESS_HI(va >> 32UL));
1803 r600_write_value(cs, /* RESOURCEi_WORD3 */
1804 S_03000C_DST_SEL_X(V_03000C_SQ_SEL_X) |
1805 S_03000C_DST_SEL_Y(V_03000C_SQ_SEL_Y) |
1806 S_03000C_DST_SEL_Z(V_03000C_SQ_SEL_Z) |
1807 S_03000C_DST_SEL_W(V_03000C_SQ_SEL_W));
1808 r600_write_value(cs, 0); /* RESOURCEi_WORD4 */
1809 r600_write_value(cs, 0); /* RESOURCEi_WORD5 */
1810 r600_write_value(cs, 0); /* RESOURCEi_WORD6 */
1811 r600_write_value(cs, 0xc0000000); /* RESOURCEi_WORD7 */
1812
1813 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0));
1814 r600_write_value(cs, r600_context_bo_reloc(rctx, rbuffer, RADEON_USAGE_READ));
1815
1816 dirty_mask &= ~(1 << buffer_index);
1817 }
1818 state->dirty_mask = 0;
1819 }
1820
1821 static void evergreen_emit_vs_constant_buffer(struct r600_context *rctx, struct r600_atom *atom)
1822 {
1823 evergreen_emit_constant_buffer(rctx, &rctx->vs_constbuf_state, 176,
1824 R_028180_ALU_CONST_BUFFER_SIZE_VS_0,
1825 R_028980_ALU_CONST_CACHE_VS_0);
1826 }
1827
1828 static void evergreen_emit_ps_constant_buffer(struct r600_context *rctx, struct r600_atom *atom)
1829 {
1830 evergreen_emit_constant_buffer(rctx, &rctx->ps_constbuf_state, 0,
1831 R_028140_ALU_CONST_BUFFER_SIZE_PS_0,
1832 R_028940_ALU_CONST_CACHE_PS_0);
1833 }
1834
1835 void evergreen_init_state_functions(struct r600_context *rctx)
1836 {
1837 r600_init_atom(&rctx->db_misc_state.atom, evergreen_emit_db_misc_state, 6, 0);
1838 r600_atom_dirty(rctx, &rctx->db_misc_state.atom);
1839 r600_init_atom(&rctx->vertex_buffer_state, evergreen_emit_vertex_buffers, 0, 0);
1840 r600_init_atom(&rctx->vs_constbuf_state.atom, evergreen_emit_vs_constant_buffer, 0, 0);
1841 r600_init_atom(&rctx->ps_constbuf_state.atom, evergreen_emit_ps_constant_buffer, 0, 0);
1842
1843 rctx->context.create_blend_state = evergreen_create_blend_state;
1844 rctx->context.create_depth_stencil_alpha_state = evergreen_create_dsa_state;
1845 rctx->context.create_fs_state = r600_create_shader_state;
1846 rctx->context.create_rasterizer_state = evergreen_create_rs_state;
1847 rctx->context.create_sampler_state = evergreen_create_sampler_state;
1848 rctx->context.create_sampler_view = evergreen_create_sampler_view;
1849 rctx->context.create_vertex_elements_state = r600_create_vertex_elements;
1850 rctx->context.create_vs_state = r600_create_shader_state;
1851 rctx->context.bind_blend_state = r600_bind_blend_state;
1852 rctx->context.bind_depth_stencil_alpha_state = r600_bind_dsa_state;
1853 rctx->context.bind_fragment_sampler_states = evergreen_bind_ps_sampler;
1854 rctx->context.bind_fs_state = r600_bind_ps_shader;
1855 rctx->context.bind_rasterizer_state = r600_bind_rs_state;
1856 rctx->context.bind_vertex_elements_state = r600_bind_vertex_elements;
1857 rctx->context.bind_vertex_sampler_states = evergreen_bind_vs_sampler;
1858 rctx->context.bind_vs_state = r600_bind_vs_shader;
1859 rctx->context.delete_blend_state = r600_delete_state;
1860 rctx->context.delete_depth_stencil_alpha_state = r600_delete_state;
1861 rctx->context.delete_fs_state = r600_delete_ps_shader;
1862 rctx->context.delete_rasterizer_state = r600_delete_rs_state;
1863 rctx->context.delete_sampler_state = r600_delete_state;
1864 rctx->context.delete_vertex_elements_state = r600_delete_vertex_element;
1865 rctx->context.delete_vs_state = r600_delete_vs_shader;
1866 rctx->context.set_blend_color = r600_set_blend_color;
1867 rctx->context.set_clip_state = evergreen_set_clip_state;
1868 rctx->context.set_constant_buffer = r600_set_constant_buffer;
1869 rctx->context.set_fragment_sampler_views = evergreen_set_ps_sampler_view;
1870 rctx->context.set_framebuffer_state = evergreen_set_framebuffer_state;
1871 rctx->context.set_polygon_stipple = evergreen_set_polygon_stipple;
1872 rctx->context.set_sample_mask = evergreen_set_sample_mask;
1873 rctx->context.set_scissor_state = evergreen_set_scissor_state;
1874 rctx->context.set_stencil_ref = r600_set_pipe_stencil_ref;
1875 rctx->context.set_vertex_buffers = r600_set_vertex_buffers;
1876 rctx->context.set_index_buffer = r600_set_index_buffer;
1877 rctx->context.set_vertex_sampler_views = evergreen_set_vs_sampler_view;
1878 rctx->context.set_viewport_state = evergreen_set_viewport_state;
1879 rctx->context.sampler_view_destroy = r600_sampler_view_destroy;
1880 rctx->context.redefine_user_buffer = u_default_redefine_user_buffer;
1881 rctx->context.texture_barrier = r600_texture_barrier;
1882 rctx->context.create_stream_output_target = r600_create_so_target;
1883 rctx->context.stream_output_target_destroy = r600_so_target_destroy;
1884 rctx->context.set_stream_output_targets = r600_set_so_targets;
1885 }
1886
1887 static void cayman_init_atom_start_cs(struct r600_context *rctx)
1888 {
1889 struct r600_command_buffer *cb = &rctx->start_cs_cmd;
1890
1891 r600_init_command_buffer(cb, 256, EMIT_EARLY);
1892
1893 /* This must be first. */
1894 r600_store_value(cb, PKT3(PKT3_CONTEXT_CONTROL, 1, 0));
1895 r600_store_value(cb, 0x80000000);
1896 r600_store_value(cb, 0x80000000);
1897
1898 r600_store_config_reg_seq(cb, R_008C00_SQ_CONFIG, 2);
1899 r600_store_value(cb, S_008C00_EXPORT_SRC_C(1)); /* R_008C00_SQ_CONFIG */
1900 /* always set the temp clauses */
1901 r600_store_value(cb, S_008C04_NUM_CLAUSE_TEMP_GPRS(4)); /* R_008C04_SQ_GPR_RESOURCE_MGMT_1 */
1902
1903 r600_store_config_reg_seq(cb, R_008C10_SQ_GLOBAL_GPR_RESOURCE_MGMT_1, 2);
1904 r600_store_value(cb, 0); /* R_008C10_SQ_GLOBAL_GPR_RESOURCE_MGMT_1 */
1905 r600_store_value(cb, 0); /* R_008C14_SQ_GLOBAL_GPR_RESOURCE_MGMT_2 */
1906
1907 r600_store_config_reg(cb, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, (1 << 8));
1908
1909 r600_store_context_reg(cb, R_028A4C_PA_SC_MODE_CNTL_1, 0);
1910
1911 r600_store_context_reg_seq(cb, R_028A10_VGT_OUTPUT_PATH_CNTL, 13);
1912 r600_store_value(cb, 0); /* R_028A10_VGT_OUTPUT_PATH_CNTL */
1913 r600_store_value(cb, 0); /* R_028A14_VGT_HOS_CNTL */
1914 r600_store_value(cb, 0); /* R_028A18_VGT_HOS_MAX_TESS_LEVEL */
1915 r600_store_value(cb, 0); /* R_028A1C_VGT_HOS_MIN_TESS_LEVEL */
1916 r600_store_value(cb, 0); /* R_028A20_VGT_HOS_REUSE_DEPTH */
1917 r600_store_value(cb, 0); /* R_028A24_VGT_GROUP_PRIM_TYPE */
1918 r600_store_value(cb, 0); /* R_028A28_VGT_GROUP_FIRST_DECR */
1919 r600_store_value(cb, 0); /* R_028A2C_VGT_GROUP_DECR */
1920 r600_store_value(cb, 0); /* R_028A30_VGT_GROUP_VECT_0_CNTL */
1921 r600_store_value(cb, 0); /* R_028A34_VGT_GROUP_VECT_1_CNTL */
1922 r600_store_value(cb, 0); /* R_028A38_VGT_GROUP_VECT_0_FMT_CNTL */
1923 r600_store_value(cb, 0); /* R_028A3C_VGT_GROUP_VECT_1_FMT_CNTL */
1924 r600_store_value(cb, 0); /* R_028A40_VGT_GS_MODE */
1925
1926 r600_store_context_reg_seq(cb, R_028B94_VGT_STRMOUT_CONFIG, 2);
1927 r600_store_value(cb, 0); /* R_028B94_VGT_STRMOUT_CONFIG */
1928 r600_store_value(cb, 0); /* R_028B98_VGT_STRMOUT_BUFFER_CONFIG */
1929
1930 r600_store_context_reg_seq(cb, R_028AB4_VGT_REUSE_OFF, 2);
1931 r600_store_value(cb, 0); /* R_028AB4_VGT_REUSE_OFF */
1932 r600_store_value(cb, 0); /* R_028AB8_VGT_VTX_CNT_EN */
1933
1934 r600_store_config_reg(cb, R_008A14_PA_CL_ENHANCE, (3 << 1) | 1);
1935
1936 r600_store_context_reg(cb, CM_R_028AA8_IA_MULTI_VGT_PARAM, S_028AA8_SWITCH_ON_EOP(1) | S_028AA8_PARTIAL_VS_WAVE_ON(1) | S_028AA8_PRIMGROUP_SIZE(63));
1937
1938 r600_store_context_reg_seq(cb, CM_R_028BD4_PA_SC_CENTROID_PRIORITY_0, 2);
1939 r600_store_value(cb, 0x76543210); /* CM_R_028BD4_PA_SC_CENTROID_PRIORITY_0 */
1940 r600_store_value(cb, 0xfedcba98); /* CM_R_028BD8_PA_SC_CENTROID_PRIORITY_1 */
1941
1942 r600_store_context_reg_seq(cb, CM_R_0288E8_SQ_LDS_ALLOC, 2);
1943 r600_store_value(cb, 0); /* CM_R_0288E8_SQ_LDS_ALLOC */
1944 r600_store_value(cb, 0); /* R_0288EC_SQ_LDS_ALLOC_PS */
1945
1946 r600_store_context_reg(cb, CM_R_028804_DB_EQAA, 0x110000);
1947
1948 r600_store_context_reg_seq(cb, R_028380_SQ_VTX_SEMANTIC_0, 34);
1949 r600_store_value(cb, 0); /* R_028380_SQ_VTX_SEMANTIC_0 */
1950 r600_store_value(cb, 0);
1951 r600_store_value(cb, 0);
1952 r600_store_value(cb, 0);
1953 r600_store_value(cb, 0);
1954 r600_store_value(cb, 0);
1955 r600_store_value(cb, 0);
1956 r600_store_value(cb, 0);
1957 r600_store_value(cb, 0);
1958 r600_store_value(cb, 0);
1959 r600_store_value(cb, 0);
1960 r600_store_value(cb, 0);
1961 r600_store_value(cb, 0);
1962 r600_store_value(cb, 0);
1963 r600_store_value(cb, 0);
1964 r600_store_value(cb, 0);
1965 r600_store_value(cb, 0);
1966 r600_store_value(cb, 0);
1967 r600_store_value(cb, 0);
1968 r600_store_value(cb, 0);
1969 r600_store_value(cb, 0);
1970 r600_store_value(cb, 0);
1971 r600_store_value(cb, 0);
1972 r600_store_value(cb, 0);
1973 r600_store_value(cb, 0);
1974 r600_store_value(cb, 0);
1975 r600_store_value(cb, 0);
1976 r600_store_value(cb, 0);
1977 r600_store_value(cb, 0);
1978 r600_store_value(cb, 0);
1979 r600_store_value(cb, 0);
1980 r600_store_value(cb, 0); /* R_0283FC_SQ_VTX_SEMANTIC_31 */
1981 r600_store_value(cb, ~0); /* R_028400_VGT_MAX_VTX_INDX */
1982 r600_store_value(cb, 0); /* R_028404_VGT_MIN_VTX_INDX */
1983
1984 r600_store_ctl_const(cb, R_03CFF0_SQ_VTX_BASE_VTX_LOC, 0);
1985
1986 r600_store_context_reg_seq(cb, CM_R_028C38_PA_SC_AA_MASK_X0Y0_X1Y0, 2);
1987 r600_store_value(cb, ~0); /* CM_R_028C38_PA_SC_AA_MASK_X0Y0_X1Y0 */
1988 r600_store_value(cb, ~0); /* CM_R_028C3C_PA_SC_AA_MASK_X0Y1_X1Y1 */
1989
1990 r600_store_context_reg_seq(cb, R_028028_DB_STENCIL_CLEAR, 2);
1991 r600_store_value(cb, 0); /* R_028028_DB_STENCIL_CLEAR */
1992 r600_store_value(cb, 0x3F800000); /* R_02802C_DB_DEPTH_CLEAR */
1993
1994 r600_store_context_reg(cb, R_0286DC_SPI_FOG_CNTL, 0);
1995
1996 r600_store_context_reg_seq(cb, R_028AC0_DB_SRESULTS_COMPARE_STATE0, 3);
1997 r600_store_value(cb, 0); /* R_028AC0_DB_SRESULTS_COMPARE_STATE0 */
1998 r600_store_value(cb, 0); /* R_028AC4_DB_SRESULTS_COMPARE_STATE1 */
1999 r600_store_value(cb, 0); /* R_028AC8_DB_PRELOAD_CONTROL */
2000
2001 r600_store_context_reg(cb, R_028200_PA_SC_WINDOW_OFFSET, 0);
2002 r600_store_context_reg(cb, R_02820C_PA_SC_CLIPRECT_RULE, 0xFFFF);
2003
2004 r600_store_context_reg_seq(cb, R_0282D0_PA_SC_VPORT_ZMIN_0, 2);
2005 r600_store_value(cb, 0); /* R_0282D0_PA_SC_VPORT_ZMIN_0 */
2006 r600_store_value(cb, 0x3F800000); /* R_0282D4_PA_SC_VPORT_ZMAX_0 */
2007
2008 r600_store_context_reg(cb, R_028230_PA_SC_EDGERULE, 0xAAAAAAAA);
2009 r600_store_context_reg(cb, R_028818_PA_CL_VTE_CNTL, 0x0000043F);
2010 r600_store_context_reg(cb, R_028820_PA_CL_NANINF_CNTL, 0);
2011 r600_store_context_reg(cb, R_028B70_DB_ALPHA_TO_MASK, 0x0000AA00);
2012
2013 r600_store_context_reg_seq(cb, CM_R_028BDC_PA_SC_LINE_CNTL, 2);
2014 r600_store_value(cb, 0x00000400); /* CM_R_028BDC_PA_SC_LINE_CNTL */
2015 r600_store_value(cb, 0); /* CM_R_028BE0_PA_SC_AA_CONFIG */
2016
2017 r600_store_context_reg_seq(cb, CM_R_028BE8_PA_CL_GB_VERT_CLIP_ADJ, 4);
2018 r600_store_value(cb, 0x3F800000); /* CM_R_028BE8_PA_CL_GB_VERT_CLIP_ADJ */
2019 r600_store_value(cb, 0x3F800000); /* CM_R_028BEC_PA_CL_GB_VERT_DISC_ADJ */
2020 r600_store_value(cb, 0x3F800000); /* CM_R_028BF0_PA_CL_GB_HORZ_CLIP_ADJ */
2021 r600_store_value(cb, 0x3F800000); /* CM_R_028BF4_PA_CL_GB_HORZ_DISC_ADJ */
2022
2023 r600_store_context_reg_seq(cb, R_028240_PA_SC_GENERIC_SCISSOR_TL, 2);
2024 r600_store_value(cb, 0); /* R_028240_PA_SC_GENERIC_SCISSOR_TL */
2025 r600_store_value(cb, S_028244_BR_X(16384) | S_028244_BR_Y(16384)); /* R_028244_PA_SC_GENERIC_SCISSOR_BR */
2026
2027 r600_store_context_reg_seq(cb, R_028030_PA_SC_SCREEN_SCISSOR_TL, 2);
2028 r600_store_value(cb, 0); /* R_028030_PA_SC_SCREEN_SCISSOR_TL */
2029 r600_store_value(cb, S_028034_BR_X(16384) | S_028034_BR_Y(16384)); /* R_028034_PA_SC_SCREEN_SCISSOR_BR */
2030
2031 r600_store_context_reg(cb, R_028848_SQ_PGM_RESOURCES_2_PS, S_028848_SINGLE_ROUND(V_SQ_ROUND_TO_ZERO));
2032 r600_store_context_reg(cb, R_028864_SQ_PGM_RESOURCES_2_VS, S_028864_SINGLE_ROUND(V_SQ_ROUND_TO_ZERO));
2033 r600_store_context_reg(cb, R_0288A8_SQ_PGM_RESOURCES_FS, 0);
2034
2035 r600_store_context_reg(cb, R_028354_SX_SURFACE_SYNC, S_028354_SURFACE_SYNC_MASK(0xf));
2036 r600_store_context_reg(cb, R_028800_DB_DEPTH_CONTROL, 0);
2037
2038 eg_store_loop_const(cb, R_03A200_SQ_LOOP_CONST_0, 0x01000FFF);
2039 eg_store_loop_const(cb, R_03A200_SQ_LOOP_CONST_0 + (32 * 4), 0x01000FFF);
2040 }
2041
2042 void evergreen_init_atom_start_cs(struct r600_context *rctx)
2043 {
2044 struct r600_command_buffer *cb = &rctx->start_cs_cmd;
2045 int ps_prio;
2046 int vs_prio;
2047 int gs_prio;
2048 int es_prio;
2049 int hs_prio, cs_prio, ls_prio;
2050 int num_ps_gprs;
2051 int num_vs_gprs;
2052 int num_gs_gprs;
2053 int num_es_gprs;
2054 int num_hs_gprs;
2055 int num_ls_gprs;
2056 int num_temp_gprs;
2057 int num_ps_threads;
2058 int num_vs_threads;
2059 int num_gs_threads;
2060 int num_es_threads;
2061 int num_hs_threads;
2062 int num_ls_threads;
2063 int num_ps_stack_entries;
2064 int num_vs_stack_entries;
2065 int num_gs_stack_entries;
2066 int num_es_stack_entries;
2067 int num_hs_stack_entries;
2068 int num_ls_stack_entries;
2069 enum radeon_family family;
2070 unsigned tmp;
2071
2072 if (rctx->chip_class == CAYMAN) {
2073 cayman_init_atom_start_cs(rctx);
2074 return;
2075 }
2076
2077 r600_init_command_buffer(cb, 256, EMIT_EARLY);
2078
2079 /* This must be first. */
2080 r600_store_value(cb, PKT3(PKT3_CONTEXT_CONTROL, 1, 0));
2081 r600_store_value(cb, 0x80000000);
2082 r600_store_value(cb, 0x80000000);
2083
2084 family = rctx->family;
2085 ps_prio = 0;
2086 vs_prio = 1;
2087 gs_prio = 2;
2088 es_prio = 3;
2089 hs_prio = 0;
2090 ls_prio = 0;
2091 cs_prio = 0;
2092
2093 switch (family) {
2094 case CHIP_CEDAR:
2095 default:
2096 num_ps_gprs = 93;
2097 num_vs_gprs = 46;
2098 num_temp_gprs = 4;
2099 num_gs_gprs = 31;
2100 num_es_gprs = 31;
2101 num_hs_gprs = 23;
2102 num_ls_gprs = 23;
2103 num_ps_threads = 96;
2104 num_vs_threads = 16;
2105 num_gs_threads = 16;
2106 num_es_threads = 16;
2107 num_hs_threads = 16;
2108 num_ls_threads = 16;
2109 num_ps_stack_entries = 42;
2110 num_vs_stack_entries = 42;
2111 num_gs_stack_entries = 42;
2112 num_es_stack_entries = 42;
2113 num_hs_stack_entries = 42;
2114 num_ls_stack_entries = 42;
2115 break;
2116 case CHIP_REDWOOD:
2117 num_ps_gprs = 93;
2118 num_vs_gprs = 46;
2119 num_temp_gprs = 4;
2120 num_gs_gprs = 31;
2121 num_es_gprs = 31;
2122 num_hs_gprs = 23;
2123 num_ls_gprs = 23;
2124 num_ps_threads = 128;
2125 num_vs_threads = 20;
2126 num_gs_threads = 20;
2127 num_es_threads = 20;
2128 num_hs_threads = 20;
2129 num_ls_threads = 20;
2130 num_ps_stack_entries = 42;
2131 num_vs_stack_entries = 42;
2132 num_gs_stack_entries = 42;
2133 num_es_stack_entries = 42;
2134 num_hs_stack_entries = 42;
2135 num_ls_stack_entries = 42;
2136 break;
2137 case CHIP_JUNIPER:
2138 num_ps_gprs = 93;
2139 num_vs_gprs = 46;
2140 num_temp_gprs = 4;
2141 num_gs_gprs = 31;
2142 num_es_gprs = 31;
2143 num_hs_gprs = 23;
2144 num_ls_gprs = 23;
2145 num_ps_threads = 128;
2146 num_vs_threads = 20;
2147 num_gs_threads = 20;
2148 num_es_threads = 20;
2149 num_hs_threads = 20;
2150 num_ls_threads = 20;
2151 num_ps_stack_entries = 85;
2152 num_vs_stack_entries = 85;
2153 num_gs_stack_entries = 85;
2154 num_es_stack_entries = 85;
2155 num_hs_stack_entries = 85;
2156 num_ls_stack_entries = 85;
2157 break;
2158 case CHIP_CYPRESS:
2159 case CHIP_HEMLOCK:
2160 num_ps_gprs = 93;
2161 num_vs_gprs = 46;
2162 num_temp_gprs = 4;
2163 num_gs_gprs = 31;
2164 num_es_gprs = 31;
2165 num_hs_gprs = 23;
2166 num_ls_gprs = 23;
2167 num_ps_threads = 128;
2168 num_vs_threads = 20;
2169 num_gs_threads = 20;
2170 num_es_threads = 20;
2171 num_hs_threads = 20;
2172 num_ls_threads = 20;
2173 num_ps_stack_entries = 85;
2174 num_vs_stack_entries = 85;
2175 num_gs_stack_entries = 85;
2176 num_es_stack_entries = 85;
2177 num_hs_stack_entries = 85;
2178 num_ls_stack_entries = 85;
2179 break;
2180 case CHIP_PALM:
2181 num_ps_gprs = 93;
2182 num_vs_gprs = 46;
2183 num_temp_gprs = 4;
2184 num_gs_gprs = 31;
2185 num_es_gprs = 31;
2186 num_hs_gprs = 23;
2187 num_ls_gprs = 23;
2188 num_ps_threads = 96;
2189 num_vs_threads = 16;
2190 num_gs_threads = 16;
2191 num_es_threads = 16;
2192 num_hs_threads = 16;
2193 num_ls_threads = 16;
2194 num_ps_stack_entries = 42;
2195 num_vs_stack_entries = 42;
2196 num_gs_stack_entries = 42;
2197 num_es_stack_entries = 42;
2198 num_hs_stack_entries = 42;
2199 num_ls_stack_entries = 42;
2200 break;
2201 case CHIP_SUMO:
2202 num_ps_gprs = 93;
2203 num_vs_gprs = 46;
2204 num_temp_gprs = 4;
2205 num_gs_gprs = 31;
2206 num_es_gprs = 31;
2207 num_hs_gprs = 23;
2208 num_ls_gprs = 23;
2209 num_ps_threads = 96;
2210 num_vs_threads = 25;
2211 num_gs_threads = 25;
2212 num_es_threads = 25;
2213 num_hs_threads = 25;
2214 num_ls_threads = 25;
2215 num_ps_stack_entries = 42;
2216 num_vs_stack_entries = 42;
2217 num_gs_stack_entries = 42;
2218 num_es_stack_entries = 42;
2219 num_hs_stack_entries = 42;
2220 num_ls_stack_entries = 42;
2221 break;
2222 case CHIP_SUMO2:
2223 num_ps_gprs = 93;
2224 num_vs_gprs = 46;
2225 num_temp_gprs = 4;
2226 num_gs_gprs = 31;
2227 num_es_gprs = 31;
2228 num_hs_gprs = 23;
2229 num_ls_gprs = 23;
2230 num_ps_threads = 96;
2231 num_vs_threads = 25;
2232 num_gs_threads = 25;
2233 num_es_threads = 25;
2234 num_hs_threads = 25;
2235 num_ls_threads = 25;
2236 num_ps_stack_entries = 85;
2237 num_vs_stack_entries = 85;
2238 num_gs_stack_entries = 85;
2239 num_es_stack_entries = 85;
2240 num_hs_stack_entries = 85;
2241 num_ls_stack_entries = 85;
2242 break;
2243 case CHIP_BARTS:
2244 num_ps_gprs = 93;
2245 num_vs_gprs = 46;
2246 num_temp_gprs = 4;
2247 num_gs_gprs = 31;
2248 num_es_gprs = 31;
2249 num_hs_gprs = 23;
2250 num_ls_gprs = 23;
2251 num_ps_threads = 128;
2252 num_vs_threads = 20;
2253 num_gs_threads = 20;
2254 num_es_threads = 20;
2255 num_hs_threads = 20;
2256 num_ls_threads = 20;
2257 num_ps_stack_entries = 85;
2258 num_vs_stack_entries = 85;
2259 num_gs_stack_entries = 85;
2260 num_es_stack_entries = 85;
2261 num_hs_stack_entries = 85;
2262 num_ls_stack_entries = 85;
2263 break;
2264 case CHIP_TURKS:
2265 num_ps_gprs = 93;
2266 num_vs_gprs = 46;
2267 num_temp_gprs = 4;
2268 num_gs_gprs = 31;
2269 num_es_gprs = 31;
2270 num_hs_gprs = 23;
2271 num_ls_gprs = 23;
2272 num_ps_threads = 128;
2273 num_vs_threads = 20;
2274 num_gs_threads = 20;
2275 num_es_threads = 20;
2276 num_hs_threads = 20;
2277 num_ls_threads = 20;
2278 num_ps_stack_entries = 42;
2279 num_vs_stack_entries = 42;
2280 num_gs_stack_entries = 42;
2281 num_es_stack_entries = 42;
2282 num_hs_stack_entries = 42;
2283 num_ls_stack_entries = 42;
2284 break;
2285 case CHIP_CAICOS:
2286 num_ps_gprs = 93;
2287 num_vs_gprs = 46;
2288 num_temp_gprs = 4;
2289 num_gs_gprs = 31;
2290 num_es_gprs = 31;
2291 num_hs_gprs = 23;
2292 num_ls_gprs = 23;
2293 num_ps_threads = 128;
2294 num_vs_threads = 10;
2295 num_gs_threads = 10;
2296 num_es_threads = 10;
2297 num_hs_threads = 10;
2298 num_ls_threads = 10;
2299 num_ps_stack_entries = 42;
2300 num_vs_stack_entries = 42;
2301 num_gs_stack_entries = 42;
2302 num_es_stack_entries = 42;
2303 num_hs_stack_entries = 42;
2304 num_ls_stack_entries = 42;
2305 break;
2306 }
2307
2308 tmp = 0;
2309 switch (family) {
2310 case CHIP_CEDAR:
2311 case CHIP_PALM:
2312 case CHIP_SUMO:
2313 case CHIP_SUMO2:
2314 case CHIP_CAICOS:
2315 break;
2316 default:
2317 tmp |= S_008C00_VC_ENABLE(1);
2318 break;
2319 }
2320 tmp |= S_008C00_EXPORT_SRC_C(1);
2321 tmp |= S_008C00_CS_PRIO(cs_prio);
2322 tmp |= S_008C00_LS_PRIO(ls_prio);
2323 tmp |= S_008C00_HS_PRIO(hs_prio);
2324 tmp |= S_008C00_PS_PRIO(ps_prio);
2325 tmp |= S_008C00_VS_PRIO(vs_prio);
2326 tmp |= S_008C00_GS_PRIO(gs_prio);
2327 tmp |= S_008C00_ES_PRIO(es_prio);
2328
2329 /* enable dynamic GPR resource management */
2330 if (rctx->screen->info.drm_minor >= 7) {
2331 r600_store_config_reg_seq(cb, R_008C00_SQ_CONFIG, 2);
2332 r600_store_value(cb, tmp); /* R_008C00_SQ_CONFIG */
2333 /* always set temp clauses */
2334 r600_store_value(cb, S_008C04_NUM_CLAUSE_TEMP_GPRS(num_temp_gprs)); /* R_008C04_SQ_GPR_RESOURCE_MGMT_1 */
2335 r600_store_config_reg_seq(cb, R_008C10_SQ_GLOBAL_GPR_RESOURCE_MGMT_1, 2);
2336 r600_store_value(cb, 0); /* R_008C10_SQ_GLOBAL_GPR_RESOURCE_MGMT_1 */
2337 r600_store_value(cb, 0); /* R_008C14_SQ_GLOBAL_GPR_RESOURCE_MGMT_2 */
2338 r600_store_config_reg(cb, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, (1 << 8));
2339 r600_store_context_reg(cb, R_028838_SQ_DYN_GPR_RESOURCE_LIMIT_1,
2340 S_028838_PS_GPRS(0x1e) |
2341 S_028838_VS_GPRS(0x1e) |
2342 S_028838_GS_GPRS(0x1e) |
2343 S_028838_ES_GPRS(0x1e) |
2344 S_028838_HS_GPRS(0x1e) |
2345 S_028838_LS_GPRS(0x1e)); /* workaround for hw issues with dyn gpr - must set all limits to 240 instead of 0, 0x1e == 240 / 8*/
2346 } else {
2347 r600_store_config_reg_seq(cb, R_008C00_SQ_CONFIG, 4);
2348 r600_store_value(cb, tmp); /* R_008C00_SQ_CONFIG */
2349
2350 tmp = S_008C04_NUM_PS_GPRS(num_ps_gprs);
2351 tmp |= S_008C04_NUM_VS_GPRS(num_vs_gprs);
2352 tmp |= S_008C04_NUM_CLAUSE_TEMP_GPRS(num_temp_gprs);
2353 r600_store_value(cb, tmp); /* R_008C04_SQ_GPR_RESOURCE_MGMT_1 */
2354
2355 tmp = S_008C08_NUM_GS_GPRS(num_gs_gprs);
2356 tmp |= S_008C08_NUM_ES_GPRS(num_es_gprs);
2357 r600_store_value(cb, tmp); /* R_008C08_SQ_GPR_RESOURCE_MGMT_2 */
2358
2359 tmp = S_008C0C_NUM_HS_GPRS(num_hs_gprs);
2360 tmp |= S_008C0C_NUM_HS_GPRS(num_ls_gprs);
2361 r600_store_value(cb, tmp); /* R_008C0C_SQ_GPR_RESOURCE_MGMT_3 */
2362 }
2363
2364 tmp = S_008C18_NUM_PS_THREADS(num_ps_threads);
2365 tmp |= S_008C18_NUM_VS_THREADS(num_vs_threads);
2366 tmp |= S_008C18_NUM_GS_THREADS(num_gs_threads);
2367 tmp |= S_008C18_NUM_ES_THREADS(num_es_threads);
2368 r600_store_config_reg_seq(cb, R_008C18_SQ_THREAD_RESOURCE_MGMT_1, 5);
2369 r600_store_value(cb, tmp); /* R_008C18_SQ_THREAD_RESOURCE_MGMT_1 */
2370
2371 tmp = S_008C1C_NUM_HS_THREADS(num_hs_threads);
2372 tmp |= S_008C1C_NUM_LS_THREADS(num_ls_threads);
2373 r600_store_value(cb, tmp); /* R_008C1C_SQ_THREAD_RESOURCE_MGMT_2 */
2374
2375 tmp = S_008C20_NUM_PS_STACK_ENTRIES(num_ps_stack_entries);
2376 tmp |= S_008C20_NUM_VS_STACK_ENTRIES(num_vs_stack_entries);
2377 r600_store_value(cb, tmp); /* R_008C20_SQ_STACK_RESOURCE_MGMT_1 */
2378
2379 tmp = S_008C24_NUM_GS_STACK_ENTRIES(num_gs_stack_entries);
2380 tmp |= S_008C24_NUM_ES_STACK_ENTRIES(num_es_stack_entries);
2381 r600_store_value(cb, tmp); /* R_008C24_SQ_STACK_RESOURCE_MGMT_2 */
2382
2383 tmp = S_008C28_NUM_HS_STACK_ENTRIES(num_hs_stack_entries);
2384 tmp |= S_008C28_NUM_LS_STACK_ENTRIES(num_ls_stack_entries);
2385 r600_store_value(cb, tmp); /* R_008C28_SQ_STACK_RESOURCE_MGMT_3 */
2386
2387 r600_store_config_reg(cb, R_008E2C_SQ_LDS_RESOURCE_MGMT,
2388 S_008E2C_NUM_PS_LDS(0x1000) | S_008E2C_NUM_LS_LDS(0x1000));
2389
2390 r600_store_config_reg(cb, R_009100_SPI_CONFIG_CNTL, 0);
2391 r600_store_config_reg(cb, R_00913C_SPI_CONFIG_CNTL_1, S_00913C_VTX_DONE_DELAY(4));
2392
2393 r600_store_context_reg(cb, R_028A4C_PA_SC_MODE_CNTL_1, 0);
2394
2395 r600_store_context_reg_seq(cb, R_028900_SQ_ESGS_RING_ITEMSIZE, 6);
2396 r600_store_value(cb, 0); /* R_028900_SQ_ESGS_RING_ITEMSIZE */
2397 r600_store_value(cb, 0); /* R_028904_SQ_GSVS_RING_ITEMSIZE */
2398 r600_store_value(cb, 0); /* R_028908_SQ_ESTMP_RING_ITEMSIZE */
2399 r600_store_value(cb, 0); /* R_02890C_SQ_GSTMP_RING_ITEMSIZE */
2400 r600_store_value(cb, 0); /* R_028910_SQ_VSTMP_RING_ITEMSIZE */
2401 r600_store_value(cb, 0); /* R_028914_SQ_PSTMP_RING_ITEMSIZE */
2402
2403 r600_store_context_reg_seq(cb, R_02891C_SQ_GS_VERT_ITEMSIZE, 4);
2404 r600_store_value(cb, 0); /* R_02891C_SQ_GS_VERT_ITEMSIZE */
2405 r600_store_value(cb, 0); /* R_028920_SQ_GS_VERT_ITEMSIZE_1 */
2406 r600_store_value(cb, 0); /* R_028924_SQ_GS_VERT_ITEMSIZE_2 */
2407 r600_store_value(cb, 0); /* R_028928_SQ_GS_VERT_ITEMSIZE_3 */
2408
2409 r600_store_context_reg_seq(cb, R_028A10_VGT_OUTPUT_PATH_CNTL, 13);
2410 r600_store_value(cb, 0); /* R_028A10_VGT_OUTPUT_PATH_CNTL */
2411 r600_store_value(cb, 0); /* R_028A14_VGT_HOS_CNTL */
2412 r600_store_value(cb, 0); /* R_028A18_VGT_HOS_MAX_TESS_LEVEL */
2413 r600_store_value(cb, 0); /* R_028A1C_VGT_HOS_MIN_TESS_LEVEL */
2414 r600_store_value(cb, 0); /* R_028A20_VGT_HOS_REUSE_DEPTH */
2415 r600_store_value(cb, 0); /* R_028A24_VGT_GROUP_PRIM_TYPE */
2416 r600_store_value(cb, 0); /* R_028A28_VGT_GROUP_FIRST_DECR */
2417 r600_store_value(cb, 0); /* R_028A2C_VGT_GROUP_DECR */
2418 r600_store_value(cb, 0); /* R_028A30_VGT_GROUP_VECT_0_CNTL */
2419 r600_store_value(cb, 0); /* R_028A34_VGT_GROUP_VECT_1_CNTL */
2420 r600_store_value(cb, 0); /* R_028A38_VGT_GROUP_VECT_0_FMT_CNTL */
2421 r600_store_value(cb, 0); /* R_028A3C_VGT_GROUP_VECT_1_FMT_CNTL */
2422 r600_store_value(cb, 0); /* R_028A40_VGT_GS_MODE */
2423
2424 r600_store_context_reg_seq(cb, R_028B94_VGT_STRMOUT_CONFIG, 2);
2425 r600_store_value(cb, 0); /* R_028B94_VGT_STRMOUT_CONFIG */
2426 r600_store_value(cb, 0); /* R_028B98_VGT_STRMOUT_BUFFER_CONFIG */
2427
2428 r600_store_context_reg_seq(cb, R_028AB4_VGT_REUSE_OFF, 2);
2429 r600_store_value(cb, 0); /* R_028AB4_VGT_REUSE_OFF */
2430 r600_store_value(cb, 0); /* R_028AB8_VGT_VTX_CNT_EN */
2431
2432 r600_store_config_reg(cb, R_008A14_PA_CL_ENHANCE, (3 << 1) | 1);
2433
2434 r600_store_context_reg_seq(cb, R_028380_SQ_VTX_SEMANTIC_0, 34);
2435 r600_store_value(cb, 0); /* R_028380_SQ_VTX_SEMANTIC_0 */
2436 r600_store_value(cb, 0);
2437 r600_store_value(cb, 0);
2438 r600_store_value(cb, 0);
2439 r600_store_value(cb, 0);
2440 r600_store_value(cb, 0);
2441 r600_store_value(cb, 0);
2442 r600_store_value(cb, 0);
2443 r600_store_value(cb, 0);
2444 r600_store_value(cb, 0);
2445 r600_store_value(cb, 0);
2446 r600_store_value(cb, 0);
2447 r600_store_value(cb, 0);
2448 r600_store_value(cb, 0);
2449 r600_store_value(cb, 0);
2450 r600_store_value(cb, 0);
2451 r600_store_value(cb, 0);
2452 r600_store_value(cb, 0);
2453 r600_store_value(cb, 0);
2454 r600_store_value(cb, 0);
2455 r600_store_value(cb, 0);
2456 r600_store_value(cb, 0);
2457 r600_store_value(cb, 0);
2458 r600_store_value(cb, 0);
2459 r600_store_value(cb, 0);
2460 r600_store_value(cb, 0);
2461 r600_store_value(cb, 0);
2462 r600_store_value(cb, 0);
2463 r600_store_value(cb, 0);
2464 r600_store_value(cb, 0);
2465 r600_store_value(cb, 0);
2466 r600_store_value(cb, 0); /* R_0283FC_SQ_VTX_SEMANTIC_31 */
2467 r600_store_value(cb, ~0); /* R_028400_VGT_MAX_VTX_INDX */
2468 r600_store_value(cb, 0); /* R_028404_VGT_MIN_VTX_INDX */
2469
2470 r600_store_ctl_const(cb, R_03CFF0_SQ_VTX_BASE_VTX_LOC, 0);
2471
2472 r600_store_context_reg_seq(cb, R_028028_DB_STENCIL_CLEAR, 2);
2473 r600_store_value(cb, 0); /* R_028028_DB_STENCIL_CLEAR */
2474 r600_store_value(cb, 0x3F800000); /* R_02802C_DB_DEPTH_CLEAR */
2475
2476 r600_store_context_reg(cb, R_028200_PA_SC_WINDOW_OFFSET, 0);
2477 r600_store_context_reg(cb, R_02820C_PA_SC_CLIPRECT_RULE, 0xFFFF);
2478 r600_store_context_reg(cb, R_028230_PA_SC_EDGERULE, 0xAAAAAAAA);
2479
2480 r600_store_context_reg_seq(cb, R_0282D0_PA_SC_VPORT_ZMIN_0, 2);
2481 r600_store_value(cb, 0); /* R_0282D0_PA_SC_VPORT_ZMIN_0 */
2482 r600_store_value(cb, 0x3F800000); /* R_0282D4_PA_SC_VPORT_ZMAX_0 */
2483
2484 r600_store_context_reg(cb, R_0286DC_SPI_FOG_CNTL, 0);
2485 r600_store_context_reg(cb, R_028818_PA_CL_VTE_CNTL, 0x0000043F);
2486 r600_store_context_reg(cb, R_028820_PA_CL_NANINF_CNTL, 0);
2487
2488 r600_store_context_reg_seq(cb, R_028AC0_DB_SRESULTS_COMPARE_STATE0, 3);
2489 r600_store_value(cb, 0); /* R_028AC0_DB_SRESULTS_COMPARE_STATE0 */
2490 r600_store_value(cb, 0); /* R_028AC4_DB_SRESULTS_COMPARE_STATE1 */
2491 r600_store_value(cb, 0); /* R_028AC8_DB_PRELOAD_CONTROL */
2492
2493 r600_store_context_reg(cb, R_028B70_DB_ALPHA_TO_MASK, 0x0000AA00);
2494
2495 r600_store_context_reg_seq(cb, R_028C00_PA_SC_LINE_CNTL, 2);
2496 r600_store_value(cb, 0x00000400); /* R_028C00_PA_SC_LINE_CNTL */
2497 r600_store_value(cb, 0); /* R_028C04_PA_SC_AA_CONFIG */
2498
2499 r600_store_context_reg_seq(cb, R_028C0C_PA_CL_GB_VERT_CLIP_ADJ, 5);
2500 r600_store_value(cb, 0x3F800000); /* R_028C0C_PA_CL_GB_VERT_CLIP_ADJ */
2501 r600_store_value(cb, 0x3F800000); /* R_028C10_PA_CL_GB_VERT_DISC_ADJ */
2502 r600_store_value(cb, 0x3F800000); /* R_028C14_PA_CL_GB_HORZ_CLIP_ADJ */
2503 r600_store_value(cb, 0x3F800000); /* R_028C18_PA_CL_GB_HORZ_DISC_ADJ */
2504 r600_store_value(cb, 0); /* R_028C1C_PA_SC_AA_SAMPLE_LOCS_0 */
2505
2506 r600_store_context_reg(cb, R_028C3C_PA_SC_AA_MASK, ~0);
2507
2508 r600_store_context_reg_seq(cb, R_028240_PA_SC_GENERIC_SCISSOR_TL, 2);
2509 r600_store_value(cb, 0); /* R_028240_PA_SC_GENERIC_SCISSOR_TL */
2510 r600_store_value(cb, S_028244_BR_X(16384) | S_028244_BR_Y(16384)); /* R_028244_PA_SC_GENERIC_SCISSOR_BR */
2511
2512 r600_store_context_reg_seq(cb, R_028030_PA_SC_SCREEN_SCISSOR_TL, 2);
2513 r600_store_value(cb, 0); /* R_028030_PA_SC_SCREEN_SCISSOR_TL */
2514 r600_store_value(cb, S_028034_BR_X(16384) | S_028034_BR_Y(16384)); /* R_028034_PA_SC_SCREEN_SCISSOR_BR */
2515
2516 r600_store_context_reg(cb, R_028848_SQ_PGM_RESOURCES_2_PS, S_028848_SINGLE_ROUND(V_SQ_ROUND_TO_ZERO));
2517 r600_store_context_reg(cb, R_028864_SQ_PGM_RESOURCES_2_VS, S_028864_SINGLE_ROUND(V_SQ_ROUND_TO_ZERO));
2518 r600_store_context_reg(cb, R_0288A8_SQ_PGM_RESOURCES_FS, 0);
2519
2520 r600_store_context_reg(cb, R_028354_SX_SURFACE_SYNC, S_028354_SURFACE_SYNC_MASK(0xf));
2521 r600_store_context_reg(cb, R_028800_DB_DEPTH_CONTROL, 0);
2522
2523 eg_store_loop_const(cb, R_03A200_SQ_LOOP_CONST_0, 0x01000FFF);
2524 eg_store_loop_const(cb, R_03A200_SQ_LOOP_CONST_0 + (32 * 4), 0x01000FFF);
2525 }
2526
2527 void evergreen_polygon_offset_update(struct r600_context *rctx)
2528 {
2529 struct r600_pipe_state state;
2530
2531 state.id = R600_PIPE_STATE_POLYGON_OFFSET;
2532 state.nregs = 0;
2533 if (rctx->rasterizer && rctx->framebuffer.zsbuf) {
2534 float offset_units = rctx->rasterizer->offset_units;
2535 unsigned offset_db_fmt_cntl = 0, depth;
2536
2537 switch (rctx->framebuffer.zsbuf->texture->format) {
2538 case PIPE_FORMAT_Z24X8_UNORM:
2539 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
2540 depth = -24;
2541 offset_units *= 2.0f;
2542 break;
2543 case PIPE_FORMAT_Z32_FLOAT:
2544 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
2545 depth = -23;
2546 offset_units *= 1.0f;
2547 offset_db_fmt_cntl |= S_028B78_POLY_OFFSET_DB_IS_FLOAT_FMT(1);
2548 break;
2549 case PIPE_FORMAT_Z16_UNORM:
2550 depth = -16;
2551 offset_units *= 4.0f;
2552 break;
2553 default:
2554 return;
2555 }
2556 /* XXX some of those reg can be computed with cso */
2557 offset_db_fmt_cntl |= S_028B78_POLY_OFFSET_NEG_NUM_DB_BITS(depth);
2558 r600_pipe_state_add_reg(&state,
2559 R_028B80_PA_SU_POLY_OFFSET_FRONT_SCALE,
2560 fui(rctx->rasterizer->offset_scale), NULL, 0);
2561 r600_pipe_state_add_reg(&state,
2562 R_028B84_PA_SU_POLY_OFFSET_FRONT_OFFSET,
2563 fui(offset_units), NULL, 0);
2564 r600_pipe_state_add_reg(&state,
2565 R_028B88_PA_SU_POLY_OFFSET_BACK_SCALE,
2566 fui(rctx->rasterizer->offset_scale), NULL, 0);
2567 r600_pipe_state_add_reg(&state,
2568 R_028B8C_PA_SU_POLY_OFFSET_BACK_OFFSET,
2569 fui(offset_units), NULL, 0);
2570 r600_pipe_state_add_reg(&state,
2571 R_028B78_PA_SU_POLY_OFFSET_DB_FMT_CNTL,
2572 offset_db_fmt_cntl, NULL, 0);
2573 r600_context_pipe_state_set(rctx, &state);
2574 }
2575 }
2576
2577 void evergreen_pipe_shader_ps(struct pipe_context *ctx, struct r600_pipe_shader *shader)
2578 {
2579 struct r600_context *rctx = (struct r600_context *)ctx;
2580 struct r600_pipe_state *rstate = &shader->rstate;
2581 struct r600_shader *rshader = &shader->shader;
2582 unsigned i, exports_ps, num_cout, spi_ps_in_control_0, spi_input_z, spi_ps_in_control_1, db_shader_control;
2583 int pos_index = -1, face_index = -1;
2584 int ninterp = 0;
2585 boolean have_linear = FALSE, have_centroid = FALSE, have_perspective = FALSE;
2586 unsigned spi_baryc_cntl, sid, tmp, idx = 0;
2587
2588 rstate->nregs = 0;
2589
2590 db_shader_control = S_02880C_Z_ORDER(V_02880C_EARLY_Z_THEN_LATE_Z);
2591 for (i = 0; i < rshader->ninput; i++) {
2592 /* evergreen NUM_INTERP only contains values interpolated into the LDS,
2593 POSITION goes via GPRs from the SC so isn't counted */
2594 if (rshader->input[i].name == TGSI_SEMANTIC_POSITION)
2595 pos_index = i;
2596 else if (rshader->input[i].name == TGSI_SEMANTIC_FACE)
2597 face_index = i;
2598 else {
2599 ninterp++;
2600 if (rshader->input[i].interpolate == TGSI_INTERPOLATE_LINEAR)
2601 have_linear = TRUE;
2602 if (rshader->input[i].interpolate == TGSI_INTERPOLATE_PERSPECTIVE)
2603 have_perspective = TRUE;
2604 if (rshader->input[i].centroid)
2605 have_centroid = TRUE;
2606 }
2607
2608 sid = rshader->input[i].spi_sid;
2609
2610 if (sid) {
2611
2612 tmp = S_028644_SEMANTIC(sid);
2613
2614 if (rshader->input[i].name == TGSI_SEMANTIC_POSITION ||
2615 rshader->input[i].interpolate == TGSI_INTERPOLATE_CONSTANT ||
2616 (rshader->input[i].interpolate == TGSI_INTERPOLATE_COLOR &&
2617 rctx->rasterizer && rctx->rasterizer->flatshade)) {
2618 tmp |= S_028644_FLAT_SHADE(1);
2619 }
2620
2621 if (rshader->input[i].name == TGSI_SEMANTIC_GENERIC &&
2622 (rctx->sprite_coord_enable & (1 << rshader->input[i].sid))) {
2623 tmp |= S_028644_PT_SPRITE_TEX(1);
2624 }
2625
2626 r600_pipe_state_add_reg(rstate, R_028644_SPI_PS_INPUT_CNTL_0 + idx * 4,
2627 tmp, NULL, 0);
2628
2629 idx++;
2630 }
2631 }
2632
2633 for (i = 0; i < rshader->noutput; i++) {
2634 if (rshader->output[i].name == TGSI_SEMANTIC_POSITION)
2635 db_shader_control |= S_02880C_Z_EXPORT_ENABLE(1);
2636 if (rshader->output[i].name == TGSI_SEMANTIC_STENCIL)
2637 db_shader_control |= S_02880C_STENCIL_EXPORT_ENABLE(1);
2638 }
2639 if (rshader->uses_kill)
2640 db_shader_control |= S_02880C_KILL_ENABLE(1);
2641
2642 exports_ps = 0;
2643 num_cout = 0;
2644 for (i = 0; i < rshader->noutput; i++) {
2645 if (rshader->output[i].name == TGSI_SEMANTIC_POSITION ||
2646 rshader->output[i].name == TGSI_SEMANTIC_STENCIL)
2647 exports_ps |= 1;
2648 else if (rshader->output[i].name == TGSI_SEMANTIC_COLOR) {
2649 if (rshader->fs_write_all)
2650 num_cout = rshader->nr_cbufs;
2651 else
2652 num_cout++;
2653 }
2654 }
2655 exports_ps |= S_02884C_EXPORT_COLORS(num_cout);
2656 if (!exports_ps) {
2657 /* always at least export 1 component per pixel */
2658 exports_ps = 2;
2659 }
2660
2661 if (ninterp == 0) {
2662 ninterp = 1;
2663 have_perspective = TRUE;
2664 }
2665
2666 if (!have_perspective && !have_linear)
2667 have_perspective = TRUE;
2668
2669 spi_ps_in_control_0 = S_0286CC_NUM_INTERP(ninterp) |
2670 S_0286CC_PERSP_GRADIENT_ENA(have_perspective) |
2671 S_0286CC_LINEAR_GRADIENT_ENA(have_linear);
2672 spi_input_z = 0;
2673 if (pos_index != -1) {
2674 spi_ps_in_control_0 |= S_0286CC_POSITION_ENA(1) |
2675 S_0286CC_POSITION_CENTROID(rshader->input[pos_index].centroid) |
2676 S_0286CC_POSITION_ADDR(rshader->input[pos_index].gpr);
2677 spi_input_z |= 1;
2678 }
2679
2680 spi_ps_in_control_1 = 0;
2681 if (face_index != -1) {
2682 spi_ps_in_control_1 |= S_0286D0_FRONT_FACE_ENA(1) |
2683 S_0286D0_FRONT_FACE_ADDR(rshader->input[face_index].gpr);
2684 }
2685
2686 spi_baryc_cntl = 0;
2687 if (have_perspective)
2688 spi_baryc_cntl |= S_0286E0_PERSP_CENTER_ENA(1) |
2689 S_0286E0_PERSP_CENTROID_ENA(have_centroid);
2690 if (have_linear)
2691 spi_baryc_cntl |= S_0286E0_LINEAR_CENTER_ENA(1) |
2692 S_0286E0_LINEAR_CENTROID_ENA(have_centroid);
2693
2694 r600_pipe_state_add_reg(rstate, R_0286CC_SPI_PS_IN_CONTROL_0,
2695 spi_ps_in_control_0, NULL, 0);
2696 r600_pipe_state_add_reg(rstate, R_0286D0_SPI_PS_IN_CONTROL_1,
2697 spi_ps_in_control_1, NULL, 0);
2698 r600_pipe_state_add_reg(rstate, R_0286E4_SPI_PS_IN_CONTROL_2,
2699 0, NULL, 0);
2700 r600_pipe_state_add_reg(rstate, R_0286D8_SPI_INPUT_Z, spi_input_z, NULL, 0);
2701 r600_pipe_state_add_reg(rstate,
2702 R_0286E0_SPI_BARYC_CNTL,
2703 spi_baryc_cntl,
2704 NULL, 0);
2705
2706 r600_pipe_state_add_reg(rstate,
2707 R_028840_SQ_PGM_START_PS,
2708 r600_resource_va(ctx->screen, (void *)shader->bo) >> 8,
2709 shader->bo, RADEON_USAGE_READ);
2710 r600_pipe_state_add_reg(rstate,
2711 R_028844_SQ_PGM_RESOURCES_PS,
2712 S_028844_NUM_GPRS(rshader->bc.ngpr) |
2713 S_028844_PRIME_CACHE_ON_DRAW(1) |
2714 S_028844_STACK_SIZE(rshader->bc.nstack),
2715 NULL, 0);
2716 r600_pipe_state_add_reg(rstate,
2717 R_02884C_SQ_PGM_EXPORTS_PS,
2718 exports_ps, NULL, 0);
2719 r600_pipe_state_add_reg(rstate, R_02880C_DB_SHADER_CONTROL,
2720 db_shader_control,
2721 NULL, 0);
2722
2723 shader->sprite_coord_enable = rctx->sprite_coord_enable;
2724 if (rctx->rasterizer)
2725 shader->flatshade = rctx->rasterizer->flatshade;
2726 }
2727
2728 void evergreen_pipe_shader_vs(struct pipe_context *ctx, struct r600_pipe_shader *shader)
2729 {
2730 struct r600_context *rctx = (struct r600_context *)ctx;
2731 struct r600_pipe_state *rstate = &shader->rstate;
2732 struct r600_shader *rshader = &shader->shader;
2733 unsigned spi_vs_out_id[10] = {};
2734 unsigned i, tmp, nparams = 0;
2735
2736 /* clear previous register */
2737 rstate->nregs = 0;
2738
2739 for (i = 0; i < rshader->noutput; i++) {
2740 if (rshader->output[i].spi_sid) {
2741 tmp = rshader->output[i].spi_sid << ((nparams & 3) * 8);
2742 spi_vs_out_id[nparams / 4] |= tmp;
2743 nparams++;
2744 }
2745 }
2746
2747 for (i = 0; i < 10; i++) {
2748 r600_pipe_state_add_reg(rstate,
2749 R_02861C_SPI_VS_OUT_ID_0 + i * 4,
2750 spi_vs_out_id[i], NULL, 0);
2751 }
2752
2753 /* Certain attributes (position, psize, etc.) don't count as params.
2754 * VS is required to export at least one param and r600_shader_from_tgsi()
2755 * takes care of adding a dummy export.
2756 */
2757 if (nparams < 1)
2758 nparams = 1;
2759
2760 r600_pipe_state_add_reg(rstate,
2761 R_0286C4_SPI_VS_OUT_CONFIG,
2762 S_0286C4_VS_EXPORT_COUNT(nparams - 1),
2763 NULL, 0);
2764 r600_pipe_state_add_reg(rstate,
2765 R_028860_SQ_PGM_RESOURCES_VS,
2766 S_028860_NUM_GPRS(rshader->bc.ngpr) |
2767 S_028860_STACK_SIZE(rshader->bc.nstack),
2768 NULL, 0);
2769 r600_pipe_state_add_reg(rstate,
2770 R_02885C_SQ_PGM_START_VS,
2771 r600_resource_va(ctx->screen, (void *)shader->bo) >> 8,
2772 shader->bo, RADEON_USAGE_READ);
2773
2774 shader->pa_cl_vs_out_cntl =
2775 S_02881C_VS_OUT_CCDIST0_VEC_ENA((rshader->clip_dist_write & 0x0F) != 0) |
2776 S_02881C_VS_OUT_CCDIST1_VEC_ENA((rshader->clip_dist_write & 0xF0) != 0) |
2777 S_02881C_VS_OUT_MISC_VEC_ENA(rshader->vs_out_misc_write) |
2778 S_02881C_USE_VTX_POINT_SIZE(rshader->vs_out_point_size);
2779 }
2780
2781 void evergreen_fetch_shader(struct pipe_context *ctx,
2782 struct r600_vertex_element *ve)
2783 {
2784 struct r600_context *rctx = (struct r600_context *)ctx;
2785 struct r600_pipe_state *rstate = &ve->rstate;
2786 rstate->id = R600_PIPE_STATE_FETCH_SHADER;
2787 rstate->nregs = 0;
2788 r600_pipe_state_add_reg(rstate, R_0288A4_SQ_PGM_START_FS,
2789 r600_resource_va(ctx->screen, (void *)ve->fetch_shader) >> 8,
2790 ve->fetch_shader, RADEON_USAGE_READ);
2791 }
2792
2793 void *evergreen_create_db_flush_dsa(struct r600_context *rctx)
2794 {
2795 struct pipe_depth_stencil_alpha_state dsa;
2796 struct r600_pipe_state *rstate;
2797
2798 memset(&dsa, 0, sizeof(dsa));
2799
2800 rstate = rctx->context.create_depth_stencil_alpha_state(&rctx->context, &dsa);
2801 r600_pipe_state_add_reg(rstate,
2802 R_028000_DB_RENDER_CONTROL,
2803 S_028000_DEPTH_COPY_ENABLE(1) |
2804 S_028000_STENCIL_COPY_ENABLE(1) |
2805 S_028000_COPY_CENTROID(1),
2806 NULL, 0);
2807 /* Don't set the 'is_flush' flag in r600_pipe_dsa, evergreen doesn't need it. */
2808 return rstate;
2809 }