projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
r600g: Add support for relative addressing on constant buffers.
[mesa.git] / src / gallium / drivers / r600 / evergreen_state.c
1 /*
2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 */
23
24 /* TODO:
25 * - fix mask for depth control & cull for query
26 */
27 #include <stdio.h>
28 #include <errno.h>
29 #include <pipe/p_defines.h>
30 #include <pipe/p_state.h>
31 #include <pipe/p_context.h>
32 #include <tgsi/tgsi_scan.h>
33 #include <tgsi/tgsi_parse.h>
34 #include <tgsi/tgsi_util.h>
35 #include <util/u_blitter.h>
36 #include <util/u_double_list.h>
37 #include <util/u_transfer.h>
38 #include <util/u_surface.h>
39 #include <util/u_pack_color.h>
40 #include <util/u_memory.h>
41 #include <util/u_inlines.h>
42 #include <util/u_framebuffer.h>
43 #include <pipebuffer/pb_buffer.h>
44 #include "r600.h"
45 #include "evergreend.h"
46 #include "r600_resource.h"
47 #include "r600_shader.h"
48 #include "r600_pipe.h"
49 #include "eg_state_inlines.h"
50
51 static void evergreen_set_blend_color(struct pipe_context *ctx,
52 const struct pipe_blend_color *state)
53 {
54 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
55 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
56
57 if (rstate == NULL)
58 return;
59
60 rstate->id = R600_PIPE_STATE_BLEND_COLOR;
61 r600_pipe_state_add_reg(rstate, R_028414_CB_BLEND_RED, fui(state->color[0]), 0xFFFFFFFF, NULL);
62 r600_pipe_state_add_reg(rstate, R_028418_CB_BLEND_GREEN, fui(state->color[1]), 0xFFFFFFFF, NULL);
63 r600_pipe_state_add_reg(rstate, R_02841C_CB_BLEND_BLUE, fui(state->color[2]), 0xFFFFFFFF, NULL);
64 r600_pipe_state_add_reg(rstate, R_028420_CB_BLEND_ALPHA, fui(state->color[3]), 0xFFFFFFFF, NULL);
65
66 free(rctx->states[R600_PIPE_STATE_BLEND_COLOR]);
67 rctx->states[R600_PIPE_STATE_BLEND_COLOR] = rstate;
68 r600_context_pipe_state_set(&rctx->ctx, rstate);
69 }
70
71 static void *evergreen_create_blend_state(struct pipe_context *ctx,
72 const struct pipe_blend_state *state)
73 {
74 struct r600_pipe_blend *blend = CALLOC_STRUCT(r600_pipe_blend);
75 struct r600_pipe_state *rstate;
76 u32 color_control, target_mask;
77 /* FIXME there is more then 8 framebuffer */
78 unsigned blend_cntl[8];
79
80 if (blend == NULL) {
81 return NULL;
82 }
83 rstate = &blend->rstate;
84
85 rstate->id = R600_PIPE_STATE_BLEND;
86
87 target_mask = 0;
88 color_control = S_028808_MODE(1);
89 if (state->logicop_enable) {
90 color_control |= (state->logicop_func << 16) | (state->logicop_func << 20);
91 } else {
92 color_control |= (0xcc << 16);
93 }
94 /* we pretend 8 buffer are used, CB_SHADER_MASK will disable unused one */
95 if (state->independent_blend_enable) {
96 for (int i = 0; i < 8; i++) {
97 target_mask |= (state->rt[i].colormask << (4 * i));
98 }
99 } else {
100 for (int i = 0; i < 8; i++) {
101 target_mask |= (state->rt[0].colormask << (4 * i));
102 }
103 }
104 blend->cb_target_mask = target_mask;
105 r600_pipe_state_add_reg(rstate, R_028808_CB_COLOR_CONTROL,
106 color_control, 0xFFFFFFFD, NULL);
107 r600_pipe_state_add_reg(rstate, R_028C3C_PA_SC_AA_MASK, 0xFFFFFFFF, 0xFFFFFFFF, NULL);
108
109 for (int i = 0; i < 8; i++) {
110 unsigned eqRGB = state->rt[i].rgb_func;
111 unsigned srcRGB = state->rt[i].rgb_src_factor;
112 unsigned dstRGB = state->rt[i].rgb_dst_factor;
113 unsigned eqA = state->rt[i].alpha_func;
114 unsigned srcA = state->rt[i].alpha_src_factor;
115 unsigned dstA = state->rt[i].alpha_dst_factor;
116
117 blend_cntl[i] = 0;
118 if (!state->rt[i].blend_enable)
119 continue;
120
121 blend_cntl[i] |= S_028780_BLEND_CONTROL_ENABLE(1);
122 blend_cntl[i] |= S_028780_COLOR_COMB_FCN(r600_translate_blend_function(eqRGB));
123 blend_cntl[i] |= S_028780_COLOR_SRCBLEND(r600_translate_blend_factor(srcRGB));
124 blend_cntl[i] |= S_028780_COLOR_DESTBLEND(r600_translate_blend_factor(dstRGB));
125
126 if (srcA != srcRGB || dstA != dstRGB || eqA != eqRGB) {
127 blend_cntl[i] |= S_028780_SEPARATE_ALPHA_BLEND(1);
128 blend_cntl[i] |= S_028780_ALPHA_COMB_FCN(r600_translate_blend_function(eqA));
129 blend_cntl[i] |= S_028780_ALPHA_SRCBLEND(r600_translate_blend_factor(srcA));
130 blend_cntl[i] |= S_028780_ALPHA_DESTBLEND(r600_translate_blend_factor(dstA));
131 }
132 }
133 for (int i = 0; i < 8; i++) {
134 r600_pipe_state_add_reg(rstate, R_028780_CB_BLEND0_CONTROL + i * 4, blend_cntl[i], 0xFFFFFFFF, NULL);
135 }
136
137 return rstate;
138 }
139
140 static void *evergreen_create_dsa_state(struct pipe_context *ctx,
141 const struct pipe_depth_stencil_alpha_state *state)
142 {
143 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
144 unsigned db_depth_control, alpha_test_control, alpha_ref, db_shader_control;
145 unsigned stencil_ref_mask, stencil_ref_mask_bf, db_render_override, db_render_control;
146
147 if (rstate == NULL) {
148 return NULL;
149 }
150
151 rstate->id = R600_PIPE_STATE_DSA;
152 /* depth TODO some of those db_shader_control field depend on shader adjust mask & add it to shader */
153 /* db_shader_control is 0xFFFFFFBE as Z_EXPORT_ENABLE (bit 0) will be
154 * set by fragment shader if it export Z and KILL_ENABLE (bit 6) will
155 * be set if shader use texkill instruction
156 */
157 db_shader_control = S_02880C_Z_ORDER(V_02880C_EARLY_Z_THEN_LATE_Z);
158 stencil_ref_mask = 0;
159 stencil_ref_mask_bf = 0;
160 db_depth_control = S_028800_Z_ENABLE(state->depth.enabled) |
161 S_028800_Z_WRITE_ENABLE(state->depth.writemask) |
162 S_028800_ZFUNC(state->depth.func);
163
164 /* stencil */
165 if (state->stencil[0].enabled) {
166 db_depth_control |= S_028800_STENCIL_ENABLE(1);
167 db_depth_control |= S_028800_STENCILFUNC(r600_translate_ds_func(state->stencil[0].func));
168 db_depth_control |= S_028800_STENCILFAIL(r600_translate_stencil_op(state->stencil[0].fail_op));
169 db_depth_control |= S_028800_STENCILZPASS(r600_translate_stencil_op(state->stencil[0].zpass_op));
170 db_depth_control |= S_028800_STENCILZFAIL(r600_translate_stencil_op(state->stencil[0].zfail_op));
171
172
173 stencil_ref_mask = S_028430_STENCILMASK(state->stencil[0].valuemask) |
174 S_028430_STENCILWRITEMASK(state->stencil[0].writemask);
175 if (state->stencil[1].enabled) {
176 db_depth_control |= S_028800_BACKFACE_ENABLE(1);
177 db_depth_control |= S_028800_STENCILFUNC_BF(r600_translate_ds_func(state->stencil[1].func));
178 db_depth_control |= S_028800_STENCILFAIL_BF(r600_translate_stencil_op(state->stencil[1].fail_op));
179 db_depth_control |= S_028800_STENCILZPASS_BF(r600_translate_stencil_op(state->stencil[1].zpass_op));
180 db_depth_control |= S_028800_STENCILZFAIL_BF(r600_translate_stencil_op(state->stencil[1].zfail_op));
181 stencil_ref_mask_bf = S_028434_STENCILMASK_BF(state->stencil[1].valuemask) |
182 S_028434_STENCILWRITEMASK_BF(state->stencil[1].writemask);
183 }
184 }
185
186 /* alpha */
187 alpha_test_control = 0;
188 alpha_ref = 0;
189 if (state->alpha.enabled) {
190 alpha_test_control = S_028410_ALPHA_FUNC(state->alpha.func);
191 alpha_test_control |= S_028410_ALPHA_TEST_ENABLE(1);
192 alpha_ref = fui(state->alpha.ref_value);
193 }
194
195 /* misc */
196 db_render_control = 0;
197 db_render_override = S_02800C_FORCE_HIZ_ENABLE(V_02800C_FORCE_DISABLE) |
198 S_02800C_FORCE_HIS_ENABLE0(V_02800C_FORCE_DISABLE) |
199 S_02800C_FORCE_HIS_ENABLE1(V_02800C_FORCE_DISABLE);
200 /* TODO db_render_override depends on query */
201 r600_pipe_state_add_reg(rstate, R_028028_DB_STENCIL_CLEAR, 0x00000000, 0xFFFFFFFF, NULL);
202 r600_pipe_state_add_reg(rstate, R_02802C_DB_DEPTH_CLEAR, 0x3F800000, 0xFFFFFFFF, NULL);
203 r600_pipe_state_add_reg(rstate, R_028410_SX_ALPHA_TEST_CONTROL, alpha_test_control, 0xFFFFFFFF, NULL);
204 r600_pipe_state_add_reg(rstate,
205 R_028430_DB_STENCILREFMASK, stencil_ref_mask,
206 0xFFFFFFFF & C_028430_STENCILREF, NULL);
207 r600_pipe_state_add_reg(rstate,
208 R_028434_DB_STENCILREFMASK_BF, stencil_ref_mask_bf,
209 0xFFFFFFFF & C_028434_STENCILREF_BF, NULL);
210 r600_pipe_state_add_reg(rstate, R_028438_SX_ALPHA_REF, alpha_ref, 0xFFFFFFFF, NULL);
211 r600_pipe_state_add_reg(rstate, R_0286DC_SPI_FOG_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
212 r600_pipe_state_add_reg(rstate, R_028800_DB_DEPTH_CONTROL, db_depth_control, 0xFFFFFFFF, NULL);
213 r600_pipe_state_add_reg(rstate, R_02880C_DB_SHADER_CONTROL, db_shader_control, 0xFFFFFFBE, NULL);
214 r600_pipe_state_add_reg(rstate, R_028000_DB_RENDER_CONTROL, db_render_control, 0xFFFFFFFF, NULL);
215 r600_pipe_state_add_reg(rstate, R_02800C_DB_RENDER_OVERRIDE, db_render_override, 0xFFFFFFFF, NULL);
216 r600_pipe_state_add_reg(rstate, R_028AC0_DB_SRESULTS_COMPARE_STATE0, 0x0, 0xFFFFFFFF, NULL);
217 r600_pipe_state_add_reg(rstate, R_028AC4_DB_SRESULTS_COMPARE_STATE1, 0x0, 0xFFFFFFFF, NULL);
218 r600_pipe_state_add_reg(rstate, R_028AC8_DB_PRELOAD_CONTROL, 0x0, 0xFFFFFFFF, NULL);
219 r600_pipe_state_add_reg(rstate, R_028B70_DB_ALPHA_TO_MASK, 0x0000AA00, 0xFFFFFFFF, NULL);
220
221 return rstate;
222 }
223
224 static void *evergreen_create_rs_state(struct pipe_context *ctx,
225 const struct pipe_rasterizer_state *state)
226 {
227 struct r600_pipe_rasterizer *rs = CALLOC_STRUCT(r600_pipe_rasterizer);
228 struct r600_pipe_state *rstate;
229 unsigned tmp;
230 unsigned prov_vtx = 1, polygon_dual_mode;
231 unsigned clip_rule;
232
233 if (rs == NULL) {
234 return NULL;
235 }
236
237 rstate = &rs->rstate;
238 rs->flatshade = state->flatshade;
239 rs->sprite_coord_enable = state->sprite_coord_enable;
240
241 clip_rule = state->scissor ? 0xAAAA : 0xFFFF;
242
243 /* offset */
244 rs->offset_units = state->offset_units;
245 rs->offset_scale = state->offset_scale * 12.0f;
246
247 rstate->id = R600_PIPE_STATE_RASTERIZER;
248 if (state->flatshade_first)
249 prov_vtx = 0;
250 tmp = S_0286D4_FLAT_SHADE_ENA(1);
251 if (state->sprite_coord_enable) {
252 tmp |= S_0286D4_PNT_SPRITE_ENA(1) |
253 S_0286D4_PNT_SPRITE_OVRD_X(2) |
254 S_0286D4_PNT_SPRITE_OVRD_Y(3) |
255 S_0286D4_PNT_SPRITE_OVRD_Z(0) |
256 S_0286D4_PNT_SPRITE_OVRD_W(1);
257 if (state->sprite_coord_mode != PIPE_SPRITE_COORD_UPPER_LEFT) {
258 tmp |= S_0286D4_PNT_SPRITE_TOP_1(1);
259 }
260 }
261 r600_pipe_state_add_reg(rstate, R_0286D4_SPI_INTERP_CONTROL_0, tmp, 0xFFFFFFFF, NULL);
262
263 polygon_dual_mode = (state->fill_front != PIPE_POLYGON_MODE_FILL ||
264 state->fill_back != PIPE_POLYGON_MODE_FILL);
265 r600_pipe_state_add_reg(rstate, R_028814_PA_SU_SC_MODE_CNTL,
266 S_028814_PROVOKING_VTX_LAST(prov_vtx) |
267 S_028814_CULL_FRONT((state->cull_face & PIPE_FACE_FRONT) ? 1 : 0) |
268 S_028814_CULL_BACK((state->cull_face & PIPE_FACE_BACK) ? 1 : 0) |
269 S_028814_FACE(!state->front_ccw) |
270 S_028814_POLY_OFFSET_FRONT_ENABLE(state->offset_tri) |
271 S_028814_POLY_OFFSET_BACK_ENABLE(state->offset_tri) |
272 S_028814_POLY_OFFSET_PARA_ENABLE(state->offset_tri) |
273 S_028814_POLY_MODE(polygon_dual_mode) |
274 S_028814_POLYMODE_FRONT_PTYPE(r600_translate_fill(state->fill_front)) |
275 S_028814_POLYMODE_BACK_PTYPE(r600_translate_fill(state->fill_back)), 0xFFFFFFFF, NULL);
276 r600_pipe_state_add_reg(rstate, R_02881C_PA_CL_VS_OUT_CNTL,
277 S_02881C_USE_VTX_POINT_SIZE(state->point_size_per_vertex) |
278 S_02881C_VS_OUT_MISC_VEC_ENA(state->point_size_per_vertex), 0xFFFFFFFF, NULL);
279 r600_pipe_state_add_reg(rstate, R_028820_PA_CL_NANINF_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
280 /* point size 12.4 fixed point */
281 tmp = (unsigned)(state->point_size * 8.0);
282 r600_pipe_state_add_reg(rstate, R_028A00_PA_SU_POINT_SIZE, S_028A00_HEIGHT(tmp) | S_028A00_WIDTH(tmp), 0xFFFFFFFF, NULL);
283 r600_pipe_state_add_reg(rstate, R_028A04_PA_SU_POINT_MINMAX, 0x80000000, 0xFFFFFFFF, NULL);
284
285 tmp = (unsigned)state->line_width * 8;
286 r600_pipe_state_add_reg(rstate, R_028A08_PA_SU_LINE_CNTL, S_028A08_WIDTH(tmp), 0xFFFFFFFF, NULL);
287
288 r600_pipe_state_add_reg(rstate, R_028C00_PA_SC_LINE_CNTL, 0x00000400, 0xFFFFFFFF, NULL);
289 r600_pipe_state_add_reg(rstate, R_028C0C_PA_CL_GB_VERT_CLIP_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
290 r600_pipe_state_add_reg(rstate, R_028C10_PA_CL_GB_VERT_DISC_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
291 r600_pipe_state_add_reg(rstate, R_028C14_PA_CL_GB_HORZ_CLIP_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
292 r600_pipe_state_add_reg(rstate, R_028C18_PA_CL_GB_HORZ_DISC_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
293 r600_pipe_state_add_reg(rstate, R_028B7C_PA_SU_POLY_OFFSET_CLAMP, 0x0, 0xFFFFFFFF, NULL);
294
295 r600_pipe_state_add_reg(rstate, R_028C08_PA_SU_VTX_CNTL,
296 S_028C08_PIX_CENTER_HALF(state->gl_rasterization_rules),
297 0xFFFFFFFF, NULL);
298
299 r600_pipe_state_add_reg(rstate, R_02820C_PA_SC_CLIPRECT_RULE, clip_rule, 0xFFFFFFFF, NULL);
300 return rstate;
301 }
302
303 static void *evergreen_create_sampler_state(struct pipe_context *ctx,
304 const struct pipe_sampler_state *state)
305 {
306 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
307 union util_color uc;
308
309 if (rstate == NULL) {
310 return NULL;
311 }
312
313 rstate->id = R600_PIPE_STATE_SAMPLER;
314 util_pack_color(state->border_color, PIPE_FORMAT_B8G8R8A8_UNORM, &uc);
315 r600_pipe_state_add_reg(rstate, R_03C000_SQ_TEX_SAMPLER_WORD0_0,
316 S_03C000_CLAMP_X(r600_tex_wrap(state->wrap_s)) |
317 S_03C000_CLAMP_Y(r600_tex_wrap(state->wrap_t)) |
318 S_03C000_CLAMP_Z(r600_tex_wrap(state->wrap_r)) |
319 S_03C000_XY_MAG_FILTER(r600_tex_filter(state->mag_img_filter)) |
320 S_03C000_XY_MIN_FILTER(r600_tex_filter(state->min_img_filter)) |
321 S_03C000_MIP_FILTER(r600_tex_mipfilter(state->min_mip_filter)) |
322 S_03C000_DEPTH_COMPARE_FUNCTION(r600_tex_compare(state->compare_func)) |
323 S_03C000_BORDER_COLOR_TYPE(uc.ui ? V_03C000_SQ_TEX_BORDER_COLOR_REGISTER : 0), 0xFFFFFFFF, NULL);
324 /* FIXME LOD it depends on texture base level ... */
325 r600_pipe_state_add_reg(rstate, R_03C004_SQ_TEX_SAMPLER_WORD1_0,
326 S_03C004_MIN_LOD(S_FIXED(CLAMP(state->min_lod, 0, 15), 8)) |
327 S_03C004_MAX_LOD(S_FIXED(CLAMP(state->max_lod, 0, 15), 8)),
328 0xFFFFFFFF, NULL);
329 r600_pipe_state_add_reg(rstate, R_03C008_SQ_TEX_SAMPLER_WORD2_0,
330 S_03C008_LOD_BIAS(S_FIXED(CLAMP(state->lod_bias, -16, 16), 8)) |
331 S_03C008_TYPE(1),
332 0xFFFFFFFF, NULL);
333
334 if (uc.ui) {
335 r600_pipe_state_add_reg(rstate, R_00A404_TD_PS_SAMPLER0_BORDER_RED, fui(state->border_color[0]), 0xFFFFFFFF, NULL);
336 r600_pipe_state_add_reg(rstate, R_00A408_TD_PS_SAMPLER0_BORDER_GREEN, fui(state->border_color[1]), 0xFFFFFFFF, NULL);
337 r600_pipe_state_add_reg(rstate, R_00A40C_TD_PS_SAMPLER0_BORDER_BLUE, fui(state->border_color[2]), 0xFFFFFFFF, NULL);
338 r600_pipe_state_add_reg(rstate, R_00A410_TD_PS_SAMPLER0_BORDER_ALPHA, fui(state->border_color[3]), 0xFFFFFFFF, NULL);
339 }
340 return rstate;
341 }
342
343 static struct pipe_sampler_view *evergreen_create_sampler_view(struct pipe_context *ctx,
344 struct pipe_resource *texture,
345 const struct pipe_sampler_view *state)
346 {
347 struct r600_pipe_sampler_view *resource = CALLOC_STRUCT(r600_pipe_sampler_view);
348 struct r600_pipe_state *rstate;
349 const struct util_format_description *desc;
350 struct r600_resource_texture *tmp;
351 struct r600_resource *rbuffer;
352 unsigned format;
353 uint32_t word4 = 0, yuv_format = 0, pitch = 0;
354 unsigned char swizzle[4], array_mode = 0, tile_type = 0;
355 struct r600_bo *bo[2];
356
357 if (resource == NULL)
358 return NULL;
359 rstate = &resource->state;
360
361 /* initialize base object */
362 resource->base = *state;
363 resource->base.texture = NULL;
364 pipe_reference(NULL, &texture->reference);
365 resource->base.texture = texture;
366 resource->base.reference.count = 1;
367 resource->base.context = ctx;
368
369 swizzle[0] = state->swizzle_r;
370 swizzle[1] = state->swizzle_g;
371 swizzle[2] = state->swizzle_b;
372 swizzle[3] = state->swizzle_a;
373 format = r600_translate_texformat(state->format,
374 swizzle,
375 &word4, &yuv_format);
376 if (format == ~0) {
377 format = 0;
378 }
379 desc = util_format_description(state->format);
380 if (desc == NULL) {
381 R600_ERR("unknow format %d\n", state->format);
382 }
383 tmp = (struct r600_resource_texture *)texture;
384 if (tmp->depth && !tmp->is_flushing_texture) {
385 r600_texture_depth_flush(ctx, texture, TRUE);
386 tmp = tmp->flushed_depth_texture;
387 }
388 rbuffer = &tmp->resource;
389 bo[0] = rbuffer->bo;
390 bo[1] = rbuffer->bo;
391
392 pitch = align(tmp->pitch_in_pixels[0], 8);
393 if (tmp->tiled) {
394 array_mode = tmp->array_mode[0];
395 tile_type = tmp->tile_type;
396 }
397
398 /* FIXME properly handle first level != 0 */
399 r600_pipe_state_add_reg(rstate, R_030000_RESOURCE0_WORD0,
400 S_030000_DIM(r600_tex_dim(texture->target)) |
401 S_030000_PITCH((pitch / 8) - 1) |
402 S_030000_NON_DISP_TILING_ORDER(tile_type) |
403 S_030000_TEX_WIDTH(texture->width0 - 1), 0xFFFFFFFF, NULL);
404 r600_pipe_state_add_reg(rstate, R_030004_RESOURCE0_WORD1,
405 S_030004_TEX_HEIGHT(texture->height0 - 1) |
406 S_030004_TEX_DEPTH(texture->depth0 - 1) |
407 S_030004_ARRAY_MODE(array_mode),
408 0xFFFFFFFF, NULL);
409 r600_pipe_state_add_reg(rstate, R_030008_RESOURCE0_WORD2,
410 (tmp->offset[0] + r600_bo_offset(bo[0])) >> 8, 0xFFFFFFFF, bo[0]);
411 r600_pipe_state_add_reg(rstate, R_03000C_RESOURCE0_WORD3,
412 (tmp->offset[1] + r600_bo_offset(bo[1])) >> 8, 0xFFFFFFFF, bo[1]);
413 r600_pipe_state_add_reg(rstate, R_030010_RESOURCE0_WORD4,
414 word4 | S_030010_NUM_FORMAT_ALL(V_030010_SQ_NUM_FORMAT_NORM) |
415 S_030010_SRF_MODE_ALL(V_030010_SRF_MODE_NO_ZERO) |
416 S_030010_BASE_LEVEL(state->u.tex.first_level), 0xFFFFFFFF, NULL);
417 r600_pipe_state_add_reg(rstate, R_030014_RESOURCE0_WORD5,
418 S_030014_LAST_LEVEL(state->u.tex.last_level) |
419 S_030014_BASE_ARRAY(0) |
420 S_030014_LAST_ARRAY(0), 0xffffffff, NULL);
421 r600_pipe_state_add_reg(rstate, R_030018_RESOURCE0_WORD6, 0x0, 0xFFFFFFFF, NULL);
422 r600_pipe_state_add_reg(rstate, R_03001C_RESOURCE0_WORD7,
423 S_03001C_DATA_FORMAT(format) |
424 S_03001C_TYPE(V_03001C_SQ_TEX_VTX_VALID_TEXTURE), 0xFFFFFFFF, NULL);
425
426 return &resource->base;
427 }
428
429 static void evergreen_set_vs_sampler_view(struct pipe_context *ctx, unsigned count,
430 struct pipe_sampler_view **views)
431 {
432 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
433 struct r600_pipe_sampler_view **resource = (struct r600_pipe_sampler_view **)views;
434
435 for (int i = 0; i < count; i++) {
436 if (resource[i]) {
437 evergreen_context_pipe_state_set_vs_resource(&rctx->ctx, &resource[i]->state,
438 i + R600_MAX_CONST_BUFFERS);
439 }
440 }
441 }
442
443 static void evergreen_set_ps_sampler_view(struct pipe_context *ctx, unsigned count,
444 struct pipe_sampler_view **views)
445 {
446 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
447 struct r600_pipe_sampler_view **resource = (struct r600_pipe_sampler_view **)views;
448 int i;
449
450 for (i = 0; i < count; i++) {
451 if (&rctx->ps_samplers.views[i]->base != views[i]) {
452 if (resource[i])
453 evergreen_context_pipe_state_set_ps_resource(&rctx->ctx, &resource[i]->state,
454 i + R600_MAX_CONST_BUFFERS);
455 else
456 evergreen_context_pipe_state_set_ps_resource(&rctx->ctx, NULL,
457 i + R600_MAX_CONST_BUFFERS);
458
459 pipe_sampler_view_reference(
460 (struct pipe_sampler_view **)&rctx->ps_samplers.views[i],
461 views[i]);
462 }
463 }
464 for (i = count; i < NUM_TEX_UNITS; i++) {
465 if (rctx->ps_samplers.views[i]) {
466 evergreen_context_pipe_state_set_ps_resource(&rctx->ctx, NULL,
467 i + R600_MAX_CONST_BUFFERS);
468 pipe_sampler_view_reference((struct pipe_sampler_view **)&rctx->ps_samplers.views[i], NULL);
469 }
470 }
471 rctx->ps_samplers.n_views = count;
472 }
473
474 static void evergreen_bind_ps_sampler(struct pipe_context *ctx, unsigned count, void **states)
475 {
476 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
477 struct r600_pipe_state **rstates = (struct r600_pipe_state **)states;
478
479
480 memcpy(rctx->ps_samplers.samplers, states, sizeof(void*) * count);
481 rctx->ps_samplers.n_samplers = count;
482
483 for (int i = 0; i < count; i++) {
484 evergreen_context_pipe_state_set_ps_sampler(&rctx->ctx, rstates[i], i);
485 }
486 }
487
488 static void evergreen_bind_vs_sampler(struct pipe_context *ctx, unsigned count, void **states)
489 {
490 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
491 struct r600_pipe_state **rstates = (struct r600_pipe_state **)states;
492
493 for (int i = 0; i < count; i++) {
494 evergreen_context_pipe_state_set_vs_sampler(&rctx->ctx, rstates[i], i);
495 }
496 }
497
498 static void evergreen_set_clip_state(struct pipe_context *ctx,
499 const struct pipe_clip_state *state)
500 {
501 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
502 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
503
504 if (rstate == NULL)
505 return;
506
507 rctx->clip = *state;
508 rstate->id = R600_PIPE_STATE_CLIP;
509 for (int i = 0; i < state->nr; i++) {
510 r600_pipe_state_add_reg(rstate,
511 R_0285BC_PA_CL_UCP0_X + i * 16,
512 fui(state->ucp[i][0]), 0xFFFFFFFF, NULL);
513 r600_pipe_state_add_reg(rstate,
514 R_0285C0_PA_CL_UCP0_Y + i * 16,
515 fui(state->ucp[i][1]) , 0xFFFFFFFF, NULL);
516 r600_pipe_state_add_reg(rstate,
517 R_0285C4_PA_CL_UCP0_Z + i * 16,
518 fui(state->ucp[i][2]), 0xFFFFFFFF, NULL);
519 r600_pipe_state_add_reg(rstate,
520 R_0285C8_PA_CL_UCP0_W + i * 16,
521 fui(state->ucp[i][3]), 0xFFFFFFFF, NULL);
522 }
523 r600_pipe_state_add_reg(rstate, R_028810_PA_CL_CLIP_CNTL,
524 S_028810_PS_UCP_MODE(3) | ((1 << state->nr) - 1) |
525 S_028810_ZCLIP_NEAR_DISABLE(state->depth_clamp) |
526 S_028810_ZCLIP_FAR_DISABLE(state->depth_clamp), 0xFFFFFFFF, NULL);
527
528 free(rctx->states[R600_PIPE_STATE_CLIP]);
529 rctx->states[R600_PIPE_STATE_CLIP] = rstate;
530 r600_context_pipe_state_set(&rctx->ctx, rstate);
531 }
532
533 static void evergreen_set_polygon_stipple(struct pipe_context *ctx,
534 const struct pipe_poly_stipple *state)
535 {
536 }
537
538 static void evergreen_set_sample_mask(struct pipe_context *pipe, unsigned sample_mask)
539 {
540 }
541
542 static void evergreen_set_scissor_state(struct pipe_context *ctx,
543 const struct pipe_scissor_state *state)
544 {
545 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
546 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
547 u32 tl, br;
548
549 if (rstate == NULL)
550 return;
551
552 rstate->id = R600_PIPE_STATE_SCISSOR;
553 tl = S_028240_TL_X(state->minx) | S_028240_TL_Y(state->miny);
554 br = S_028244_BR_X(state->maxx) | S_028244_BR_Y(state->maxy);
555 r600_pipe_state_add_reg(rstate,
556 R_028210_PA_SC_CLIPRECT_0_TL, tl,
557 0xFFFFFFFF, NULL);
558 r600_pipe_state_add_reg(rstate,
559 R_028214_PA_SC_CLIPRECT_0_BR, br,
560 0xFFFFFFFF, NULL);
561 r600_pipe_state_add_reg(rstate,
562 R_028218_PA_SC_CLIPRECT_1_TL, tl,
563 0xFFFFFFFF, NULL);
564 r600_pipe_state_add_reg(rstate,
565 R_02821C_PA_SC_CLIPRECT_1_BR, br,
566 0xFFFFFFFF, NULL);
567 r600_pipe_state_add_reg(rstate,
568 R_028220_PA_SC_CLIPRECT_2_TL, tl,
569 0xFFFFFFFF, NULL);
570 r600_pipe_state_add_reg(rstate,
571 R_028224_PA_SC_CLIPRECT_2_BR, br,
572 0xFFFFFFFF, NULL);
573 r600_pipe_state_add_reg(rstate,
574 R_028228_PA_SC_CLIPRECT_3_TL, tl,
575 0xFFFFFFFF, NULL);
576 r600_pipe_state_add_reg(rstate,
577 R_02822C_PA_SC_CLIPRECT_3_BR, br,
578 0xFFFFFFFF, NULL);
579
580 free(rctx->states[R600_PIPE_STATE_SCISSOR]);
581 rctx->states[R600_PIPE_STATE_SCISSOR] = rstate;
582 r600_context_pipe_state_set(&rctx->ctx, rstate);
583 }
584
585 static void evergreen_set_stencil_ref(struct pipe_context *ctx,
586 const struct pipe_stencil_ref *state)
587 {
588 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
589 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
590 u32 tmp;
591
592 if (rstate == NULL)
593 return;
594
595 rctx->stencil_ref = *state;
596 rstate->id = R600_PIPE_STATE_STENCIL_REF;
597 tmp = S_028430_STENCILREF(state->ref_value[0]);
598 r600_pipe_state_add_reg(rstate,
599 R_028430_DB_STENCILREFMASK, tmp,
600 ~C_028430_STENCILREF, NULL);
601 tmp = S_028434_STENCILREF_BF(state->ref_value[1]);
602 r600_pipe_state_add_reg(rstate,
603 R_028434_DB_STENCILREFMASK_BF, tmp,
604 ~C_028434_STENCILREF_BF, NULL);
605
606 free(rctx->states[R600_PIPE_STATE_STENCIL_REF]);
607 rctx->states[R600_PIPE_STATE_STENCIL_REF] = rstate;
608 r600_context_pipe_state_set(&rctx->ctx, rstate);
609 }
610
611 static void evergreen_set_viewport_state(struct pipe_context *ctx,
612 const struct pipe_viewport_state *state)
613 {
614 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
615 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
616
617 if (rstate == NULL)
618 return;
619
620 rctx->viewport = *state;
621 rstate->id = R600_PIPE_STATE_VIEWPORT;
622 r600_pipe_state_add_reg(rstate, R_0282D0_PA_SC_VPORT_ZMIN_0, 0x00000000, 0xFFFFFFFF, NULL);
623 r600_pipe_state_add_reg(rstate, R_0282D4_PA_SC_VPORT_ZMAX_0, 0x3F800000, 0xFFFFFFFF, NULL);
624 r600_pipe_state_add_reg(rstate, R_02843C_PA_CL_VPORT_XSCALE_0, fui(state->scale[0]), 0xFFFFFFFF, NULL);
625 r600_pipe_state_add_reg(rstate, R_028444_PA_CL_VPORT_YSCALE_0, fui(state->scale[1]), 0xFFFFFFFF, NULL);
626 r600_pipe_state_add_reg(rstate, R_02844C_PA_CL_VPORT_ZSCALE_0, fui(state->scale[2]), 0xFFFFFFFF, NULL);
627 r600_pipe_state_add_reg(rstate, R_028440_PA_CL_VPORT_XOFFSET_0, fui(state->translate[0]), 0xFFFFFFFF, NULL);
628 r600_pipe_state_add_reg(rstate, R_028448_PA_CL_VPORT_YOFFSET_0, fui(state->translate[1]), 0xFFFFFFFF, NULL);
629 r600_pipe_state_add_reg(rstate, R_028450_PA_CL_VPORT_ZOFFSET_0, fui(state->translate[2]), 0xFFFFFFFF, NULL);
630 r600_pipe_state_add_reg(rstate, R_028818_PA_CL_VTE_CNTL, 0x0000043F, 0xFFFFFFFF, NULL);
631
632 free(rctx->states[R600_PIPE_STATE_VIEWPORT]);
633 rctx->states[R600_PIPE_STATE_VIEWPORT] = rstate;
634 r600_context_pipe_state_set(&rctx->ctx, rstate);
635 }
636
637 static void evergreen_cb(struct r600_pipe_context *rctx, struct r600_pipe_state *rstate,
638 const struct pipe_framebuffer_state *state, int cb)
639 {
640 struct r600_resource_texture *rtex;
641 struct r600_resource *rbuffer;
642 struct r600_surface *surf;
643 unsigned level = state->cbufs[cb]->u.tex.level;
644 unsigned pitch, slice;
645 unsigned color_info;
646 unsigned format, swap, ntype;
647 unsigned offset;
648 unsigned tile_type;
649 const struct util_format_description *desc;
650 struct r600_bo *bo[3];
651
652 surf = (struct r600_surface *)state->cbufs[cb];
653 rtex = (struct r600_resource_texture*)state->cbufs[cb]->texture;
654
655 if (rtex->depth && !rtex->is_flushing_texture) {
656 r600_texture_depth_flush(&rctx->context, state->cbufs[cb]->texture, TRUE);
657 rtex = rtex->flushed_depth_texture;
658 }
659
660 rbuffer = &rtex->resource;
661 bo[0] = rbuffer->bo;
662 bo[1] = rbuffer->bo;
663 bo[2] = rbuffer->bo;
664
665 /* XXX quite sure for dx10+ hw don't need any offset hacks */
666 offset = r600_texture_get_offset((struct r600_resource_texture *)state->cbufs[cb]->texture,
667 level, state->cbufs[cb]->u.tex.first_layer);
668 pitch = rtex->pitch_in_pixels[level] / 8 - 1;
669 slice = rtex->pitch_in_pixels[level] * surf->aligned_height / 64 - 1;
670 ntype = 0;
671 desc = util_format_description(surf->base.format);
672 if (desc->colorspace == UTIL_FORMAT_COLORSPACE_SRGB)
673 ntype = V_028C70_NUMBER_SRGB;
674
675 format = r600_translate_colorformat(surf->base.format);
676 swap = r600_translate_colorswap(surf->base.format);
677 color_info = S_028C70_FORMAT(format) |
678 S_028C70_COMP_SWAP(swap) |
679 S_028C70_ARRAY_MODE(rtex->array_mode[level]) |
680 S_028C70_BLEND_CLAMP(1) |
681 S_028C70_NUMBER_TYPE(ntype);
682 if (desc->colorspace != UTIL_FORMAT_COLORSPACE_ZS)
683 color_info |= S_028C70_SOURCE_FORMAT(1);
684
685 if (rtex->tiled) {
686 tile_type = rtex->tile_type;
687 } else /* workaround for linear buffers */
688 tile_type = 1;
689
690 /* FIXME handle enabling of CB beyond BASE8 which has different offset */
691 r600_pipe_state_add_reg(rstate,
692 R_028C60_CB_COLOR0_BASE + cb * 0x3C,
693 (offset + r600_bo_offset(bo[0])) >> 8, 0xFFFFFFFF, bo[0]);
694 r600_pipe_state_add_reg(rstate,
695 R_028C78_CB_COLOR0_DIM + cb * 0x3C,
696 0x0, 0xFFFFFFFF, NULL);
697 r600_pipe_state_add_reg(rstate,
698 R_028C70_CB_COLOR0_INFO + cb * 0x3C,
699 color_info, 0xFFFFFFFF, bo[0]);
700 r600_pipe_state_add_reg(rstate,
701 R_028C64_CB_COLOR0_PITCH + cb * 0x3C,
702 S_028C64_PITCH_TILE_MAX(pitch),
703 0xFFFFFFFF, NULL);
704 r600_pipe_state_add_reg(rstate,
705 R_028C68_CB_COLOR0_SLICE + cb * 0x3C,
706 S_028C68_SLICE_TILE_MAX(slice),
707 0xFFFFFFFF, NULL);
708 r600_pipe_state_add_reg(rstate,
709 R_028C6C_CB_COLOR0_VIEW + cb * 0x3C,
710 0x00000000, 0xFFFFFFFF, NULL);
711 r600_pipe_state_add_reg(rstate,
712 R_028C74_CB_COLOR0_ATTRIB + cb * 0x3C,
713 S_028C74_NON_DISP_TILING_ORDER(tile_type),
714 0xFFFFFFFF, bo[0]);
715 }
716
717 static void evergreen_db(struct r600_pipe_context *rctx, struct r600_pipe_state *rstate,
718 const struct pipe_framebuffer_state *state)
719 {
720 struct r600_resource_texture *rtex;
721 struct r600_resource *rbuffer;
722 struct r600_surface *surf;
723 unsigned level;
724 unsigned pitch, slice, format, stencil_format;
725 unsigned offset;
726
727 if (state->zsbuf == NULL)
728 return;
729
730 level = state->zsbuf->u.tex.level;
731
732 surf = (struct r600_surface *)state->zsbuf;
733 rtex = (struct r600_resource_texture*)state->zsbuf->texture;
734
735 rbuffer = &rtex->resource;
736
737 /* XXX quite sure for dx10+ hw don't need any offset hacks */
738 offset = r600_texture_get_offset((struct r600_resource_texture *)state->zsbuf->texture,
739 level, state->zsbuf->u.tex.first_layer);
740 pitch = rtex->pitch_in_pixels[level] / 8 - 1;
741 slice = rtex->pitch_in_pixels[level] * surf->aligned_height / 64 - 1;
742 format = r600_translate_dbformat(state->zsbuf->texture->format);
743 stencil_format = r600_translate_stencilformat(state->zsbuf->texture->format);
744
745 r600_pipe_state_add_reg(rstate, R_028048_DB_Z_READ_BASE,
746 (offset + r600_bo_offset(rbuffer->bo)) >> 8, 0xFFFFFFFF, rbuffer->bo);
747 r600_pipe_state_add_reg(rstate, R_028050_DB_Z_WRITE_BASE,
748 (offset + r600_bo_offset(rbuffer->bo)) >> 8, 0xFFFFFFFF, rbuffer->bo);
749
750 if (stencil_format) {
751 uint32_t stencil_offset;
752
753 stencil_offset = ((surf->aligned_height * rtex->pitch_in_bytes[level]) + 255) & ~255;
754 r600_pipe_state_add_reg(rstate, R_02804C_DB_STENCIL_READ_BASE,
755 (offset + stencil_offset + r600_bo_offset(rbuffer->bo)) >> 8, 0xFFFFFFFF, rbuffer->bo);
756 r600_pipe_state_add_reg(rstate, R_028054_DB_STENCIL_WRITE_BASE,
757 (offset + stencil_offset + r600_bo_offset(rbuffer->bo)) >> 8, 0xFFFFFFFF, rbuffer->bo);
758 }
759
760 r600_pipe_state_add_reg(rstate, R_028008_DB_DEPTH_VIEW, 0x00000000, 0xFFFFFFFF, NULL);
761 r600_pipe_state_add_reg(rstate, R_028044_DB_STENCIL_INFO,
762 S_028044_FORMAT(stencil_format), 0xFFFFFFFF, rbuffer->bo);
763
764 r600_pipe_state_add_reg(rstate, R_028040_DB_Z_INFO,
765 S_028040_ARRAY_MODE(rtex->array_mode[level]) | S_028040_FORMAT(format),
766 0xFFFFFFFF, rbuffer->bo);
767 r600_pipe_state_add_reg(rstate, R_028058_DB_DEPTH_SIZE,
768 S_028058_PITCH_TILE_MAX(pitch),
769 0xFFFFFFFF, NULL);
770 r600_pipe_state_add_reg(rstate, R_02805C_DB_DEPTH_SLICE,
771 S_02805C_SLICE_TILE_MAX(slice),
772 0xFFFFFFFF, NULL);
773 }
774
775 static void evergreen_set_framebuffer_state(struct pipe_context *ctx,
776 const struct pipe_framebuffer_state *state)
777 {
778 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
779 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
780 u32 shader_mask, tl, br, target_mask;
781
782 if (rstate == NULL)
783 return;
784
785 /* unreference old buffer and reference new one */
786 rstate->id = R600_PIPE_STATE_FRAMEBUFFER;
787
788 util_copy_framebuffer_state(&rctx->framebuffer, state);
789
790 /* build states */
791 for (int i = 0; i < state->nr_cbufs; i++) {
792 evergreen_cb(rctx, rstate, state, i);
793 }
794 if (state->zsbuf) {
795 evergreen_db(rctx, rstate, state);
796 }
797
798 target_mask = 0x00000000;
799 target_mask = 0xFFFFFFFF;
800 shader_mask = 0;
801 for (int i = 0; i < state->nr_cbufs; i++) {
802 target_mask ^= 0xf << (i * 4);
803 shader_mask |= 0xf << (i * 4);
804 }
805 tl = S_028240_TL_X(0) | S_028240_TL_Y(0);
806 br = S_028244_BR_X(state->width) | S_028244_BR_Y(state->height);
807
808 r600_pipe_state_add_reg(rstate,
809 R_028240_PA_SC_GENERIC_SCISSOR_TL, tl,
810 0xFFFFFFFF, NULL);
811 r600_pipe_state_add_reg(rstate,
812 R_028244_PA_SC_GENERIC_SCISSOR_BR, br,
813 0xFFFFFFFF, NULL);
814 r600_pipe_state_add_reg(rstate,
815 R_028250_PA_SC_VPORT_SCISSOR_0_TL, tl,
816 0xFFFFFFFF, NULL);
817 r600_pipe_state_add_reg(rstate,
818 R_028254_PA_SC_VPORT_SCISSOR_0_BR, br,
819 0xFFFFFFFF, NULL);
820 r600_pipe_state_add_reg(rstate,
821 R_028030_PA_SC_SCREEN_SCISSOR_TL, tl,
822 0xFFFFFFFF, NULL);
823 r600_pipe_state_add_reg(rstate,
824 R_028034_PA_SC_SCREEN_SCISSOR_BR, br,
825 0xFFFFFFFF, NULL);
826 r600_pipe_state_add_reg(rstate,
827 R_028204_PA_SC_WINDOW_SCISSOR_TL, tl,
828 0xFFFFFFFF, NULL);
829 r600_pipe_state_add_reg(rstate,
830 R_028208_PA_SC_WINDOW_SCISSOR_BR, br,
831 0xFFFFFFFF, NULL);
832 r600_pipe_state_add_reg(rstate,
833 R_028200_PA_SC_WINDOW_OFFSET, 0x00000000,
834 0xFFFFFFFF, NULL);
835 r600_pipe_state_add_reg(rstate,
836 R_028230_PA_SC_EDGERULE, 0xAAAAAAAA,
837 0xFFFFFFFF, NULL);
838
839 r600_pipe_state_add_reg(rstate, R_028238_CB_TARGET_MASK,
840 0x00000000, target_mask, NULL);
841 r600_pipe_state_add_reg(rstate, R_02823C_CB_SHADER_MASK,
842 shader_mask, 0xFFFFFFFF, NULL);
843 r600_pipe_state_add_reg(rstate, R_028C04_PA_SC_AA_CONFIG,
844 0x00000000, 0xFFFFFFFF, NULL);
845 r600_pipe_state_add_reg(rstate, R_028C1C_PA_SC_AA_SAMPLE_LOCS_MCTX,
846 0x00000000, 0xFFFFFFFF, NULL);
847
848 free(rctx->states[R600_PIPE_STATE_FRAMEBUFFER]);
849 rctx->states[R600_PIPE_STATE_FRAMEBUFFER] = rstate;
850 r600_context_pipe_state_set(&rctx->ctx, rstate);
851
852 if (state->zsbuf) {
853 evergreen_polygon_offset_update(rctx);
854 }
855 }
856
857 void evergreen_init_state_functions(struct r600_pipe_context *rctx)
858 {
859 rctx->context.create_blend_state = evergreen_create_blend_state;
860 rctx->context.create_depth_stencil_alpha_state = evergreen_create_dsa_state;
861 rctx->context.create_fs_state = r600_create_shader_state;
862 rctx->context.create_rasterizer_state = evergreen_create_rs_state;
863 rctx->context.create_sampler_state = evergreen_create_sampler_state;
864 rctx->context.create_sampler_view = evergreen_create_sampler_view;
865 rctx->context.create_vertex_elements_state = r600_create_vertex_elements;
866 rctx->context.create_vs_state = r600_create_shader_state;
867 rctx->context.bind_blend_state = r600_bind_blend_state;
868 rctx->context.bind_depth_stencil_alpha_state = r600_bind_state;
869 rctx->context.bind_fragment_sampler_states = evergreen_bind_ps_sampler;
870 rctx->context.bind_fs_state = r600_bind_ps_shader;
871 rctx->context.bind_rasterizer_state = r600_bind_rs_state;
872 rctx->context.bind_vertex_elements_state = r600_bind_vertex_elements;
873 rctx->context.bind_vertex_sampler_states = evergreen_bind_vs_sampler;
874 rctx->context.bind_vs_state = r600_bind_vs_shader;
875 rctx->context.delete_blend_state = r600_delete_state;
876 rctx->context.delete_depth_stencil_alpha_state = r600_delete_state;
877 rctx->context.delete_fs_state = r600_delete_ps_shader;
878 rctx->context.delete_rasterizer_state = r600_delete_rs_state;
879 rctx->context.delete_sampler_state = r600_delete_state;
880 rctx->context.delete_vertex_elements_state = r600_delete_vertex_element;
881 rctx->context.delete_vs_state = r600_delete_vs_shader;
882 rctx->context.set_blend_color = evergreen_set_blend_color;
883 rctx->context.set_clip_state = evergreen_set_clip_state;
884 rctx->context.set_constant_buffer = r600_set_constant_buffer;
885 rctx->context.set_fragment_sampler_views = evergreen_set_ps_sampler_view;
886 rctx->context.set_framebuffer_state = evergreen_set_framebuffer_state;
887 rctx->context.set_polygon_stipple = evergreen_set_polygon_stipple;
888 rctx->context.set_sample_mask = evergreen_set_sample_mask;
889 rctx->context.set_scissor_state = evergreen_set_scissor_state;
890 rctx->context.set_stencil_ref = evergreen_set_stencil_ref;
891 rctx->context.set_vertex_buffers = r600_set_vertex_buffers;
892 rctx->context.set_index_buffer = r600_set_index_buffer;
893 rctx->context.set_vertex_sampler_views = evergreen_set_vs_sampler_view;
894 rctx->context.set_viewport_state = evergreen_set_viewport_state;
895 rctx->context.sampler_view_destroy = r600_sampler_view_destroy;
896 }
897
898 void evergreen_init_config(struct r600_pipe_context *rctx)
899 {
900 struct r600_pipe_state *rstate = &rctx->config;
901 int ps_prio;
902 int vs_prio;
903 int gs_prio;
904 int es_prio;
905 int hs_prio, cs_prio, ls_prio;
906 int num_ps_gprs;
907 int num_vs_gprs;
908 int num_gs_gprs;
909 int num_es_gprs;
910 int num_hs_gprs;
911 int num_ls_gprs;
912 int num_temp_gprs;
913 int num_ps_threads;
914 int num_vs_threads;
915 int num_gs_threads;
916 int num_es_threads;
917 int num_hs_threads;
918 int num_ls_threads;
919 int num_ps_stack_entries;
920 int num_vs_stack_entries;
921 int num_gs_stack_entries;
922 int num_es_stack_entries;
923 int num_hs_stack_entries;
924 int num_ls_stack_entries;
925 enum radeon_family family;
926 unsigned tmp;
927
928 family = r600_get_family(rctx->radeon);
929 ps_prio = 0;
930 vs_prio = 1;
931 gs_prio = 2;
932 es_prio = 3;
933 hs_prio = 0;
934 ls_prio = 0;
935 cs_prio = 0;
936
937 switch (family) {
938 case CHIP_CEDAR:
939 default:
940 num_ps_gprs = 93;
941 num_vs_gprs = 46;
942 num_temp_gprs = 4;
943 num_gs_gprs = 31;
944 num_es_gprs = 31;
945 num_hs_gprs = 23;
946 num_ls_gprs = 23;
947 num_ps_threads = 96;
948 num_vs_threads = 16;
949 num_gs_threads = 16;
950 num_es_threads = 16;
951 num_hs_threads = 16;
952 num_ls_threads = 16;
953 num_ps_stack_entries = 42;
954 num_vs_stack_entries = 42;
955 num_gs_stack_entries = 42;
956 num_es_stack_entries = 42;
957 num_hs_stack_entries = 42;
958 num_ls_stack_entries = 42;
959 break;
960 case CHIP_REDWOOD:
961 num_ps_gprs = 93;
962 num_vs_gprs = 46;
963 num_temp_gprs = 4;
964 num_gs_gprs = 31;
965 num_es_gprs = 31;
966 num_hs_gprs = 23;
967 num_ls_gprs = 23;
968 num_ps_threads = 128;
969 num_vs_threads = 20;
970 num_gs_threads = 20;
971 num_es_threads = 20;
972 num_hs_threads = 20;
973 num_ls_threads = 20;
974 num_ps_stack_entries = 42;
975 num_vs_stack_entries = 42;
976 num_gs_stack_entries = 42;
977 num_es_stack_entries = 42;
978 num_hs_stack_entries = 42;
979 num_ls_stack_entries = 42;
980 break;
981 case CHIP_JUNIPER:
982 num_ps_gprs = 93;
983 num_vs_gprs = 46;
984 num_temp_gprs = 4;
985 num_gs_gprs = 31;
986 num_es_gprs = 31;
987 num_hs_gprs = 23;
988 num_ls_gprs = 23;
989 num_ps_threads = 128;
990 num_vs_threads = 20;
991 num_gs_threads = 20;
992 num_es_threads = 20;
993 num_hs_threads = 20;
994 num_ls_threads = 20;
995 num_ps_stack_entries = 85;
996 num_vs_stack_entries = 85;
997 num_gs_stack_entries = 85;
998 num_es_stack_entries = 85;
999 num_hs_stack_entries = 85;
1000 num_ls_stack_entries = 85;
1001 break;
1002 case CHIP_CYPRESS:
1003 case CHIP_HEMLOCK:
1004 num_ps_gprs = 93;
1005 num_vs_gprs = 46;
1006 num_temp_gprs = 4;
1007 num_gs_gprs = 31;
1008 num_es_gprs = 31;
1009 num_hs_gprs = 23;
1010 num_ls_gprs = 23;
1011 num_ps_threads = 128;
1012 num_vs_threads = 20;
1013 num_gs_threads = 20;
1014 num_es_threads = 20;
1015 num_hs_threads = 20;
1016 num_ls_threads = 20;
1017 num_ps_stack_entries = 85;
1018 num_vs_stack_entries = 85;
1019 num_gs_stack_entries = 85;
1020 num_es_stack_entries = 85;
1021 num_hs_stack_entries = 85;
1022 num_ls_stack_entries = 85;
1023 break;
1024 case CHIP_PALM:
1025 num_ps_gprs = 93;
1026 num_vs_gprs = 46;
1027 num_temp_gprs = 4;
1028 num_gs_gprs = 31;
1029 num_es_gprs = 31;
1030 num_hs_gprs = 23;
1031 num_ls_gprs = 23;
1032 num_ps_threads = 96;
1033 num_vs_threads = 16;
1034 num_gs_threads = 16;
1035 num_es_threads = 16;
1036 num_hs_threads = 16;
1037 num_ls_threads = 16;
1038 num_ps_stack_entries = 42;
1039 num_vs_stack_entries = 42;
1040 num_gs_stack_entries = 42;
1041 num_es_stack_entries = 42;
1042 num_hs_stack_entries = 42;
1043 num_ls_stack_entries = 42;
1044 break;
1045 case CHIP_BARTS:
1046 num_ps_gprs = 93;
1047 num_vs_gprs = 46;
1048 num_temp_gprs = 4;
1049 num_gs_gprs = 31;
1050 num_es_gprs = 31;
1051 num_hs_gprs = 23;
1052 num_ls_gprs = 23;
1053 num_ps_threads = 128;
1054 num_vs_threads = 20;
1055 num_gs_threads = 20;
1056 num_es_threads = 20;
1057 num_hs_threads = 20;
1058 num_ls_threads = 20;
1059 num_ps_stack_entries = 85;
1060 num_vs_stack_entries = 85;
1061 num_gs_stack_entries = 85;
1062 num_es_stack_entries = 85;
1063 num_hs_stack_entries = 85;
1064 num_ls_stack_entries = 85;
1065 break;
1066 case CHIP_TURKS:
1067 num_ps_gprs = 93;
1068 num_vs_gprs = 46;
1069 num_temp_gprs = 4;
1070 num_gs_gprs = 31;
1071 num_es_gprs = 31;
1072 num_hs_gprs = 23;
1073 num_ls_gprs = 23;
1074 num_ps_threads = 128;
1075 num_vs_threads = 20;
1076 num_gs_threads = 20;
1077 num_es_threads = 20;
1078 num_hs_threads = 20;
1079 num_ls_threads = 20;
1080 num_ps_stack_entries = 42;
1081 num_vs_stack_entries = 42;
1082 num_gs_stack_entries = 42;
1083 num_es_stack_entries = 42;
1084 num_hs_stack_entries = 42;
1085 num_ls_stack_entries = 42;
1086 break;
1087 case CHIP_CAICOS:
1088 num_ps_gprs = 93;
1089 num_vs_gprs = 46;
1090 num_temp_gprs = 4;
1091 num_gs_gprs = 31;
1092 num_es_gprs = 31;
1093 num_hs_gprs = 23;
1094 num_ls_gprs = 23;
1095 num_ps_threads = 128;
1096 num_vs_threads = 10;
1097 num_gs_threads = 10;
1098 num_es_threads = 10;
1099 num_hs_threads = 10;
1100 num_ls_threads = 10;
1101 num_ps_stack_entries = 42;
1102 num_vs_stack_entries = 42;
1103 num_gs_stack_entries = 42;
1104 num_es_stack_entries = 42;
1105 num_hs_stack_entries = 42;
1106 num_ls_stack_entries = 42;
1107 break;
1108 }
1109
1110 tmp = 0x00000000;
1111 switch (family) {
1112 case CHIP_CEDAR:
1113 case CHIP_PALM:
1114 case CHIP_CAICOS:
1115 break;
1116 default:
1117 tmp |= S_008C00_VC_ENABLE(1);
1118 break;
1119 }
1120 tmp |= S_008C00_EXPORT_SRC_C(1);
1121 tmp |= S_008C00_CS_PRIO(cs_prio);
1122 tmp |= S_008C00_LS_PRIO(ls_prio);
1123 tmp |= S_008C00_HS_PRIO(hs_prio);
1124 tmp |= S_008C00_PS_PRIO(ps_prio);
1125 tmp |= S_008C00_VS_PRIO(vs_prio);
1126 tmp |= S_008C00_GS_PRIO(gs_prio);
1127 tmp |= S_008C00_ES_PRIO(es_prio);
1128 r600_pipe_state_add_reg(rstate, R_008C00_SQ_CONFIG, tmp, 0xFFFFFFFF, NULL);
1129
1130 tmp = 0;
1131 tmp |= S_008C04_NUM_PS_GPRS(num_ps_gprs);
1132 tmp |= S_008C04_NUM_VS_GPRS(num_vs_gprs);
1133 tmp |= S_008C04_NUM_CLAUSE_TEMP_GPRS(num_temp_gprs);
1134 r600_pipe_state_add_reg(rstate, R_008C04_SQ_GPR_RESOURCE_MGMT_1, tmp, 0xFFFFFFFF, NULL);
1135
1136 tmp = 0;
1137 tmp |= S_008C08_NUM_GS_GPRS(num_gs_gprs);
1138 tmp |= S_008C08_NUM_ES_GPRS(num_es_gprs);
1139 r600_pipe_state_add_reg(rstate, R_008C08_SQ_GPR_RESOURCE_MGMT_2, tmp, 0xFFFFFFFF, NULL);
1140
1141 tmp = 0;
1142 tmp |= S_008C0C_NUM_HS_GPRS(num_hs_gprs);
1143 tmp |= S_008C0C_NUM_LS_GPRS(num_ls_gprs);
1144 r600_pipe_state_add_reg(rstate, R_008C0C_SQ_GPR_RESOURCE_MGMT_3, tmp, 0xFFFFFFFF, NULL);
1145
1146 tmp = 0;
1147 tmp |= S_008C18_NUM_PS_THREADS(num_ps_threads);
1148 tmp |= S_008C18_NUM_VS_THREADS(num_vs_threads);
1149 tmp |= S_008C18_NUM_GS_THREADS(num_gs_threads);
1150 tmp |= S_008C18_NUM_ES_THREADS(num_es_threads);
1151 r600_pipe_state_add_reg(rstate, R_008C18_SQ_THREAD_RESOURCE_MGMT_1, tmp, 0xFFFFFFFF, NULL);
1152
1153 tmp = 0;
1154 tmp |= S_008C1C_NUM_HS_THREADS(num_hs_threads);
1155 tmp |= S_008C1C_NUM_LS_THREADS(num_ls_threads);
1156 r600_pipe_state_add_reg(rstate, R_008C1C_SQ_THREAD_RESOURCE_MGMT_2, tmp, 0xFFFFFFFF, NULL);
1157
1158 tmp = 0;
1159 tmp |= S_008C20_NUM_PS_STACK_ENTRIES(num_ps_stack_entries);
1160 tmp |= S_008C20_NUM_VS_STACK_ENTRIES(num_vs_stack_entries);
1161 r600_pipe_state_add_reg(rstate, R_008C20_SQ_STACK_RESOURCE_MGMT_1, tmp, 0xFFFFFFFF, NULL);
1162
1163 tmp = 0;
1164 tmp |= S_008C24_NUM_GS_STACK_ENTRIES(num_gs_stack_entries);
1165 tmp |= S_008C24_NUM_ES_STACK_ENTRIES(num_es_stack_entries);
1166 r600_pipe_state_add_reg(rstate, R_008C24_SQ_STACK_RESOURCE_MGMT_2, tmp, 0xFFFFFFFF, NULL);
1167
1168 tmp = 0;
1169 tmp |= S_008C28_NUM_HS_STACK_ENTRIES(num_hs_stack_entries);
1170 tmp |= S_008C28_NUM_LS_STACK_ENTRIES(num_ls_stack_entries);
1171 r600_pipe_state_add_reg(rstate, R_008C28_SQ_STACK_RESOURCE_MGMT_3, tmp, 0xFFFFFFFF, NULL);
1172
1173 r600_pipe_state_add_reg(rstate, R_009100_SPI_CONFIG_CNTL, 0x0, 0xFFFFFFFF, NULL);
1174 r600_pipe_state_add_reg(rstate, R_00913C_SPI_CONFIG_CNTL_1, S_00913C_VTX_DONE_DELAY(4), 0xFFFFFFFF, NULL);
1175
1176 // r600_pipe_state_add_reg(rstate, R_028350_SX_MISC, 0x0, 0xFFFFFFFF, NULL);
1177
1178 // r600_pipe_state_add_reg(rstate, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, 0x0, 0xFFFFFFFF, NULL);
1179 r600_pipe_state_add_reg(rstate, R_028A48_PA_SC_MODE_CNTL_0, 0x0, 0xFFFFFFFF, NULL);
1180 r600_pipe_state_add_reg(rstate, R_028A4C_PA_SC_MODE_CNTL_1, 0x0, 0xFFFFFFFF, NULL);
1181
1182 r600_pipe_state_add_reg(rstate, R_028900_SQ_ESGS_RING_ITEMSIZE, 0x0, 0xFFFFFFFF, NULL);
1183 r600_pipe_state_add_reg(rstate, R_028904_SQ_GSVS_RING_ITEMSIZE, 0x0, 0xFFFFFFFF, NULL);
1184 r600_pipe_state_add_reg(rstate, R_028908_SQ_ESTMP_RING_ITEMSIZE, 0x0, 0xFFFFFFFF, NULL);
1185 r600_pipe_state_add_reg(rstate, R_02890C_SQ_GSTMP_RING_ITEMSIZE, 0x0, 0xFFFFFFFF, NULL);
1186 r600_pipe_state_add_reg(rstate, R_028910_SQ_VSTMP_RING_ITEMSIZE, 0x0, 0xFFFFFFFF, NULL);
1187 r600_pipe_state_add_reg(rstate, R_028914_SQ_PSTMP_RING_ITEMSIZE, 0x0, 0xFFFFFFFF, NULL);
1188
1189 r600_pipe_state_add_reg(rstate, R_02891C_SQ_GS_VERT_ITEMSIZE, 0x0, 0xFFFFFFFF, NULL);
1190 r600_pipe_state_add_reg(rstate, R_028920_SQ_GS_VERT_ITEMSIZE_1, 0x0, 0xFFFFFFFF, NULL);
1191 r600_pipe_state_add_reg(rstate, R_028924_SQ_GS_VERT_ITEMSIZE_2, 0x0, 0xFFFFFFFF, NULL);
1192 r600_pipe_state_add_reg(rstate, R_028928_SQ_GS_VERT_ITEMSIZE_3, 0x0, 0xFFFFFFFF, NULL);
1193
1194 r600_pipe_state_add_reg(rstate, R_028A10_VGT_OUTPUT_PATH_CNTL, 0x0, 0xFFFFFFFF, NULL);
1195 r600_pipe_state_add_reg(rstate, R_028A14_VGT_HOS_CNTL, 0x0, 0xFFFFFFFF, NULL);
1196 r600_pipe_state_add_reg(rstate, R_028A18_VGT_HOS_MAX_TESS_LEVEL, 0x0, 0xFFFFFFFF, NULL);
1197 r600_pipe_state_add_reg(rstate, R_028A1C_VGT_HOS_MIN_TESS_LEVEL, 0x0, 0xFFFFFFFF, NULL);
1198 r600_pipe_state_add_reg(rstate, R_028A20_VGT_HOS_REUSE_DEPTH, 0x0, 0xFFFFFFFF, NULL);
1199 r600_pipe_state_add_reg(rstate, R_028A24_VGT_GROUP_PRIM_TYPE, 0x0, 0xFFFFFFFF, NULL);
1200 r600_pipe_state_add_reg(rstate, R_028A28_VGT_GROUP_FIRST_DECR, 0x0, 0xFFFFFFFF, NULL);
1201 r600_pipe_state_add_reg(rstate, R_028A2C_VGT_GROUP_DECR, 0x0, 0xFFFFFFFF, NULL);
1202 r600_pipe_state_add_reg(rstate, R_028A30_VGT_GROUP_VECT_0_CNTL, 0x0, 0xFFFFFFFF, NULL);
1203 r600_pipe_state_add_reg(rstate, R_028A34_VGT_GROUP_VECT_1_CNTL, 0x0, 0xFFFFFFFF, NULL);
1204 r600_pipe_state_add_reg(rstate, R_028A38_VGT_GROUP_VECT_0_FMT_CNTL, 0x0, 0xFFFFFFFF, NULL);
1205 r600_pipe_state_add_reg(rstate, R_028A3C_VGT_GROUP_VECT_1_FMT_CNTL, 0x0, 0xFFFFFFFF, NULL);
1206 r600_pipe_state_add_reg(rstate, R_028A40_VGT_GS_MODE, 0x0, 0xFFFFFFFF, NULL);
1207 r600_pipe_state_add_reg(rstate, R_028B94_VGT_STRMOUT_CONFIG, 0x0, 0xFFFFFFFF, NULL);
1208 r600_pipe_state_add_reg(rstate, R_028B98_VGT_STRMOUT_BUFFER_CONFIG, 0x0, 0xFFFFFFFF, NULL);
1209 r600_pipe_state_add_reg(rstate, R_028AB4_VGT_REUSE_OFF, 0x00000000, 0xFFFFFFFF, NULL);
1210 r600_pipe_state_add_reg(rstate, R_028AB8_VGT_VTX_CNT_EN, 0x0, 0xFFFFFFFF, NULL);
1211 r600_pipe_state_add_reg(rstate, R_008A14_PA_CL_ENHANCE, (3 << 1) | 1, 0xFFFFFFFF, NULL);
1212
1213 r600_pipe_state_add_reg(rstate, R_028380_SQ_VTX_SEMANTIC_0, 0x0, 0xFFFFFFFF, NULL);
1214 r600_pipe_state_add_reg(rstate, R_028384_SQ_VTX_SEMANTIC_1, 0x0, 0xFFFFFFFF, NULL);
1215 r600_pipe_state_add_reg(rstate, R_028388_SQ_VTX_SEMANTIC_2, 0x0, 0xFFFFFFFF, NULL);
1216 r600_pipe_state_add_reg(rstate, R_02838C_SQ_VTX_SEMANTIC_3, 0x0, 0xFFFFFFFF, NULL);
1217 r600_pipe_state_add_reg(rstate, R_028390_SQ_VTX_SEMANTIC_4, 0x0, 0xFFFFFFFF, NULL);
1218 r600_pipe_state_add_reg(rstate, R_028394_SQ_VTX_SEMANTIC_5, 0x0, 0xFFFFFFFF, NULL);
1219 r600_pipe_state_add_reg(rstate, R_028398_SQ_VTX_SEMANTIC_6, 0x0, 0xFFFFFFFF, NULL);
1220 r600_pipe_state_add_reg(rstate, R_02839C_SQ_VTX_SEMANTIC_7, 0x0, 0xFFFFFFFF, NULL);
1221 r600_pipe_state_add_reg(rstate, R_0283A0_SQ_VTX_SEMANTIC_8, 0x0, 0xFFFFFFFF, NULL);
1222 r600_pipe_state_add_reg(rstate, R_0283A4_SQ_VTX_SEMANTIC_9, 0x0, 0xFFFFFFFF, NULL);
1223 r600_pipe_state_add_reg(rstate, R_0283A8_SQ_VTX_SEMANTIC_10, 0x0, 0xFFFFFFFF, NULL);
1224 r600_pipe_state_add_reg(rstate, R_0283AC_SQ_VTX_SEMANTIC_11, 0x0, 0xFFFFFFFF, NULL);
1225 r600_pipe_state_add_reg(rstate, R_0283B0_SQ_VTX_SEMANTIC_12, 0x0, 0xFFFFFFFF, NULL);
1226 r600_pipe_state_add_reg(rstate, R_0283B4_SQ_VTX_SEMANTIC_13, 0x0, 0xFFFFFFFF, NULL);
1227 r600_pipe_state_add_reg(rstate, R_0283B8_SQ_VTX_SEMANTIC_14, 0x0, 0xFFFFFFFF, NULL);
1228 r600_pipe_state_add_reg(rstate, R_0283BC_SQ_VTX_SEMANTIC_15, 0x0, 0xFFFFFFFF, NULL);
1229 r600_pipe_state_add_reg(rstate, R_0283C0_SQ_VTX_SEMANTIC_16, 0x0, 0xFFFFFFFF, NULL);
1230 r600_pipe_state_add_reg(rstate, R_0283C4_SQ_VTX_SEMANTIC_17, 0x0, 0xFFFFFFFF, NULL);
1231 r600_pipe_state_add_reg(rstate, R_0283C8_SQ_VTX_SEMANTIC_18, 0x0, 0xFFFFFFFF, NULL);
1232 r600_pipe_state_add_reg(rstate, R_0283CC_SQ_VTX_SEMANTIC_19, 0x0, 0xFFFFFFFF, NULL);
1233 r600_pipe_state_add_reg(rstate, R_0283D0_SQ_VTX_SEMANTIC_20, 0x0, 0xFFFFFFFF, NULL);
1234 r600_pipe_state_add_reg(rstate, R_0283D4_SQ_VTX_SEMANTIC_21, 0x0, 0xFFFFFFFF, NULL);
1235 r600_pipe_state_add_reg(rstate, R_0283D8_SQ_VTX_SEMANTIC_22, 0x0, 0xFFFFFFFF, NULL);
1236 r600_pipe_state_add_reg(rstate, R_0283DC_SQ_VTX_SEMANTIC_23, 0x0, 0xFFFFFFFF, NULL);
1237 r600_pipe_state_add_reg(rstate, R_0283E0_SQ_VTX_SEMANTIC_24, 0x0, 0xFFFFFFFF, NULL);
1238 r600_pipe_state_add_reg(rstate, R_0283E4_SQ_VTX_SEMANTIC_25, 0x0, 0xFFFFFFFF, NULL);
1239 r600_pipe_state_add_reg(rstate, R_0283E8_SQ_VTX_SEMANTIC_26, 0x0, 0xFFFFFFFF, NULL);
1240 r600_pipe_state_add_reg(rstate, R_0283EC_SQ_VTX_SEMANTIC_27, 0x0, 0xFFFFFFFF, NULL);
1241 r600_pipe_state_add_reg(rstate, R_0283F0_SQ_VTX_SEMANTIC_28, 0x0, 0xFFFFFFFF, NULL);
1242 r600_pipe_state_add_reg(rstate, R_0283F4_SQ_VTX_SEMANTIC_29, 0x0, 0xFFFFFFFF, NULL);
1243 r600_pipe_state_add_reg(rstate, R_0283F8_SQ_VTX_SEMANTIC_30, 0x0, 0xFFFFFFFF, NULL);
1244 r600_pipe_state_add_reg(rstate, R_0283FC_SQ_VTX_SEMANTIC_31, 0x0, 0xFFFFFFFF, NULL);
1245
1246 r600_pipe_state_add_reg(rstate, R_028810_PA_CL_CLIP_CNTL, 0x0, 0xFFFFFFFF, NULL);
1247
1248 r600_context_pipe_state_set(&rctx->ctx, rstate);
1249 }
1250
1251 void evergreen_polygon_offset_update(struct r600_pipe_context *rctx)
1252 {
1253 struct r600_pipe_state state;
1254
1255 state.id = R600_PIPE_STATE_POLYGON_OFFSET;
1256 state.nregs = 0;
1257 if (rctx->rasterizer && rctx->framebuffer.zsbuf) {
1258 float offset_units = rctx->rasterizer->offset_units;
1259 unsigned offset_db_fmt_cntl = 0, depth;
1260
1261 switch (rctx->framebuffer.zsbuf->texture->format) {
1262 case PIPE_FORMAT_Z24X8_UNORM:
1263 case PIPE_FORMAT_Z24_UNORM_S8_USCALED:
1264 depth = -24;
1265 offset_units *= 2.0f;
1266 break;
1267 case PIPE_FORMAT_Z32_FLOAT:
1268 depth = -23;
1269 offset_units *= 1.0f;
1270 offset_db_fmt_cntl |= S_028B78_POLY_OFFSET_DB_IS_FLOAT_FMT(1);
1271 break;
1272 case PIPE_FORMAT_Z16_UNORM:
1273 depth = -16;
1274 offset_units *= 4.0f;
1275 break;
1276 default:
1277 return;
1278 }
1279 /* FIXME some of those reg can be computed with cso */
1280 offset_db_fmt_cntl |= S_028B78_POLY_OFFSET_NEG_NUM_DB_BITS(depth);
1281 r600_pipe_state_add_reg(&state,
1282 R_028B80_PA_SU_POLY_OFFSET_FRONT_SCALE,
1283 fui(rctx->rasterizer->offset_scale), 0xFFFFFFFF, NULL);
1284 r600_pipe_state_add_reg(&state,
1285 R_028B84_PA_SU_POLY_OFFSET_FRONT_OFFSET,
1286 fui(offset_units), 0xFFFFFFFF, NULL);
1287 r600_pipe_state_add_reg(&state,
1288 R_028B88_PA_SU_POLY_OFFSET_BACK_SCALE,
1289 fui(rctx->rasterizer->offset_scale), 0xFFFFFFFF, NULL);
1290 r600_pipe_state_add_reg(&state,
1291 R_028B8C_PA_SU_POLY_OFFSET_BACK_OFFSET,
1292 fui(offset_units), 0xFFFFFFFF, NULL);
1293 r600_pipe_state_add_reg(&state,
1294 R_028B78_PA_SU_POLY_OFFSET_DB_FMT_CNTL,
1295 offset_db_fmt_cntl, 0xFFFFFFFF, NULL);
1296 r600_context_pipe_state_set(&rctx->ctx, &state);
1297 }
1298 }
1299
1300 void evergreen_pipe_shader_ps(struct pipe_context *ctx, struct r600_pipe_shader *shader)
1301 {
1302 struct r600_pipe_state *rstate = &shader->rstate;
1303 struct r600_shader *rshader = &shader->shader;
1304 unsigned i, exports_ps, num_cout, spi_ps_in_control_0, spi_input_z, spi_ps_in_control_1;
1305 int pos_index = -1, face_index = -1;
1306 int ninterp = 0;
1307 boolean have_linear = FALSE, have_centroid = FALSE, have_perspective = FALSE;
1308 unsigned spi_baryc_cntl;
1309
1310 rstate->nregs = 0;
1311
1312 for (i = 0; i < rshader->ninput; i++) {
1313 /* evergreen NUM_INTERP only contains values interpolated into the LDS,
1314 POSITION goes via GPRs from the SC so isn't counted */
1315 if (rshader->input[i].name == TGSI_SEMANTIC_POSITION)
1316 pos_index = i;
1317 else if (rshader->input[i].name == TGSI_SEMANTIC_FACE)
1318 face_index = i;
1319 else {
1320 if (rshader->input[i].interpolate == TGSI_INTERPOLATE_LINEAR ||
1321 rshader->input[i].interpolate == TGSI_INTERPOLATE_PERSPECTIVE)
1322 ninterp++;
1323 if (rshader->input[i].interpolate == TGSI_INTERPOLATE_LINEAR)
1324 have_linear = TRUE;
1325 if (rshader->input[i].interpolate == TGSI_INTERPOLATE_PERSPECTIVE)
1326 have_perspective = TRUE;
1327 if (rshader->input[i].centroid)
1328 have_centroid = TRUE;
1329 }
1330 }
1331 for (i = 0; i < rshader->noutput; i++) {
1332 if (rshader->output[i].name == TGSI_SEMANTIC_POSITION)
1333 r600_pipe_state_add_reg(rstate,
1334 R_02880C_DB_SHADER_CONTROL,
1335 S_02880C_Z_EXPORT_ENABLE(1),
1336 S_02880C_Z_EXPORT_ENABLE(1), NULL);
1337 if (rshader->output[i].name == TGSI_SEMANTIC_STENCIL)
1338 r600_pipe_state_add_reg(rstate,
1339 R_02880C_DB_SHADER_CONTROL,
1340 S_02880C_STENCIL_EXPORT_ENABLE(1),
1341 S_02880C_STENCIL_EXPORT_ENABLE(1), NULL);
1342 }
1343
1344 exports_ps = 0;
1345 num_cout = 0;
1346 for (i = 0; i < rshader->noutput; i++) {
1347 if (rshader->output[i].name == TGSI_SEMANTIC_POSITION ||
1348 rshader->output[i].name == TGSI_SEMANTIC_STENCIL)
1349 exports_ps |= 1;
1350 else if (rshader->output[i].name == TGSI_SEMANTIC_COLOR) {
1351 num_cout++;
1352 }
1353 }
1354 exports_ps |= S_02884C_EXPORT_COLORS(num_cout);
1355 if (!exports_ps) {
1356 /* always at least export 1 component per pixel */
1357 exports_ps = 2;
1358 }
1359
1360 if (ninterp == 0) {
1361 ninterp = 1;
1362 have_perspective = TRUE;
1363 }
1364
1365 spi_ps_in_control_0 = S_0286CC_NUM_INTERP(ninterp) |
1366 S_0286CC_PERSP_GRADIENT_ENA(have_perspective) |
1367 S_0286CC_LINEAR_GRADIENT_ENA(have_linear);
1368 spi_input_z = 0;
1369 if (pos_index != -1) {
1370 spi_ps_in_control_0 |= S_0286CC_POSITION_ENA(1) |
1371 S_0286CC_POSITION_CENTROID(rshader->input[pos_index].centroid) |
1372 S_0286CC_POSITION_ADDR(rshader->input[pos_index].gpr);
1373 spi_input_z |= 1;
1374 }
1375
1376 spi_ps_in_control_1 = 0;
1377 if (face_index != -1) {
1378 spi_ps_in_control_1 |= S_0286D0_FRONT_FACE_ENA(1) |
1379 S_0286D0_FRONT_FACE_ADDR(rshader->input[face_index].gpr);
1380 }
1381
1382 spi_baryc_cntl = 0;
1383 if (have_perspective)
1384 spi_baryc_cntl |= S_0286E0_PERSP_CENTER_ENA(1) |
1385 S_0286E0_PERSP_CENTROID_ENA(have_centroid);
1386 if (have_linear)
1387 spi_baryc_cntl |= S_0286E0_LINEAR_CENTER_ENA(1) |
1388 S_0286E0_LINEAR_CENTROID_ENA(have_centroid);
1389
1390 r600_pipe_state_add_reg(rstate, R_0286CC_SPI_PS_IN_CONTROL_0,
1391 spi_ps_in_control_0, 0xFFFFFFFF, NULL);
1392 r600_pipe_state_add_reg(rstate, R_0286D0_SPI_PS_IN_CONTROL_1,
1393 spi_ps_in_control_1, 0xFFFFFFFF, NULL);
1394 r600_pipe_state_add_reg(rstate, R_0286E4_SPI_PS_IN_CONTROL_2,
1395 0, 0xFFFFFFFF, NULL);
1396 r600_pipe_state_add_reg(rstate, R_0286D8_SPI_INPUT_Z, spi_input_z, 0xFFFFFFFF, NULL);
1397 r600_pipe_state_add_reg(rstate,
1398 R_0286E0_SPI_BARYC_CNTL,
1399 spi_baryc_cntl,
1400 0xFFFFFFFF, NULL);
1401
1402 r600_pipe_state_add_reg(rstate,
1403 R_028840_SQ_PGM_START_PS,
1404 (r600_bo_offset(shader->bo)) >> 8, 0xFFFFFFFF, shader->bo);
1405 r600_pipe_state_add_reg(rstate,
1406 R_028844_SQ_PGM_RESOURCES_PS,
1407 S_028844_NUM_GPRS(rshader->bc.ngpr) |
1408 S_028844_PRIME_CACHE_ON_DRAW(1) |
1409 S_028844_STACK_SIZE(rshader->bc.nstack),
1410 0xFFFFFFFF, NULL);
1411 r600_pipe_state_add_reg(rstate,
1412 R_028848_SQ_PGM_RESOURCES_2_PS,
1413 0x0, 0xFFFFFFFF, NULL);
1414 r600_pipe_state_add_reg(rstate,
1415 R_02884C_SQ_PGM_EXPORTS_PS,
1416 exports_ps, 0xFFFFFFFF, NULL);
1417
1418 if (rshader->uses_kill) {
1419 /* only set some bits here, the other bits are set in the dsa state */
1420 r600_pipe_state_add_reg(rstate,
1421 R_02880C_DB_SHADER_CONTROL,
1422 S_02880C_KILL_ENABLE(1),
1423 S_02880C_KILL_ENABLE(1), NULL);
1424 }
1425
1426 r600_pipe_state_add_reg(rstate,
1427 R_03A200_SQ_LOOP_CONST_0, 0x01000FFF,
1428 0xFFFFFFFF, NULL);
1429 }
1430
1431 void evergreen_pipe_shader_vs(struct pipe_context *ctx, struct r600_pipe_shader *shader)
1432 {
1433 struct r600_pipe_state *rstate = &shader->rstate;
1434 struct r600_shader *rshader = &shader->shader;
1435 unsigned spi_vs_out_id[10];
1436 unsigned i, tmp;
1437
1438 /* clear previous register */
1439 rstate->nregs = 0;
1440
1441 /* so far never got proper semantic id from tgsi */
1442 for (i = 0; i < 10; i++) {
1443 spi_vs_out_id[i] = 0;
1444 }
1445 for (i = 0; i < 32; i++) {
1446 tmp = i << ((i & 3) * 8);
1447 spi_vs_out_id[i / 4] |= tmp;
1448 }
1449 for (i = 0; i < 10; i++) {
1450 r600_pipe_state_add_reg(rstate,
1451 R_02861C_SPI_VS_OUT_ID_0 + i * 4,
1452 spi_vs_out_id[i], 0xFFFFFFFF, NULL);
1453 }
1454
1455 r600_pipe_state_add_reg(rstate,
1456 R_0286C4_SPI_VS_OUT_CONFIG,
1457 S_0286C4_VS_EXPORT_COUNT(rshader->noutput - 2),
1458 0xFFFFFFFF, NULL);
1459 r600_pipe_state_add_reg(rstate,
1460 R_028860_SQ_PGM_RESOURCES_VS,
1461 S_028860_NUM_GPRS(rshader->bc.ngpr) |
1462 S_028860_STACK_SIZE(rshader->bc.nstack),
1463 0xFFFFFFFF, NULL);
1464 r600_pipe_state_add_reg(rstate,
1465 R_028864_SQ_PGM_RESOURCES_2_VS,
1466 0x0, 0xFFFFFFFF, NULL);
1467 r600_pipe_state_add_reg(rstate,
1468 R_02885C_SQ_PGM_START_VS,
1469 (r600_bo_offset(shader->bo)) >> 8, 0xFFFFFFFF, shader->bo);
1470
1471 r600_pipe_state_add_reg(rstate,
1472 R_03A200_SQ_LOOP_CONST_0 + (32 * 4), 0x01000FFF,
1473 0xFFFFFFFF, NULL);
1474 }
1475
1476 void *evergreen_create_db_flush_dsa(struct r600_pipe_context *rctx)
1477 {
1478 struct pipe_depth_stencil_alpha_state dsa;
1479 struct r600_pipe_state *rstate;
1480
1481 memset(&dsa, 0, sizeof(dsa));
1482
1483 rstate = rctx->context.create_depth_stencil_alpha_state(&rctx->context, &dsa);
1484 r600_pipe_state_add_reg(rstate,
1485 R_02880C_DB_SHADER_CONTROL,
1486 0x0,
1487 S_02880C_DUAL_EXPORT_ENABLE(1), NULL);
1488 r600_pipe_state_add_reg(rstate,
1489 R_028000_DB_RENDER_CONTROL,
1490 S_028000_DEPTH_COPY_ENABLE(1) |
1491 S_028000_STENCIL_COPY_ENABLE(1) |
1492 S_028000_COPY_CENTROID(1),
1493 S_028000_DEPTH_COPY_ENABLE(1) |
1494 S_028000_STENCIL_COPY_ENABLE(1) |
1495 S_028000_COPY_CENTROID(1), NULL);
1496 return rstate;
1497 }
1498
1499 void evergreen_pipe_set_buffer_resource(struct r600_pipe_context *rctx,
1500 struct r600_pipe_state *rstate,
1501 struct r600_resource *rbuffer,
1502 unsigned offset, unsigned stride)
1503 {
1504 r600_pipe_state_add_reg(rstate, R_030000_RESOURCE0_WORD0,
1505 offset, 0xFFFFFFFF, rbuffer->bo);
1506 r600_pipe_state_add_reg(rstate, R_030004_RESOURCE0_WORD1,
1507 rbuffer->bo_size - offset - 1, 0xFFFFFFFF, NULL);
1508 r600_pipe_state_add_reg(rstate, R_030008_RESOURCE0_WORD2,
1509 S_030008_STRIDE(stride),
1510 0xFFFFFFFF, NULL);
1511 r600_pipe_state_add_reg(rstate, R_03000C_RESOURCE0_WORD3,
1512 S_03000C_DST_SEL_X(V_03000C_SQ_SEL_X) |
1513 S_03000C_DST_SEL_Y(V_03000C_SQ_SEL_Y) |
1514 S_03000C_DST_SEL_Z(V_03000C_SQ_SEL_Z) |
1515 S_03000C_DST_SEL_W(V_03000C_SQ_SEL_W),
1516 0xFFFFFFFF, NULL);
1517 r600_pipe_state_add_reg(rstate, R_030010_RESOURCE0_WORD4,
1518 0x00000000, 0xFFFFFFFF, NULL);
1519 r600_pipe_state_add_reg(rstate, R_030014_RESOURCE0_WORD5,
1520 0x00000000, 0xFFFFFFFF, NULL);
1521 r600_pipe_state_add_reg(rstate, R_030018_RESOURCE0_WORD6,
1522 0x00000000, 0xFFFFFFFF, NULL);
1523 r600_pipe_state_add_reg(rstate, R_03001C_RESOURCE0_WORD7,
1524 0xC0000000, 0xFFFFFFFF, NULL);
1525 }