projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
r600g: add support for ontario APUs
[mesa.git] / src / gallium / drivers / r600 / evergreen_state.c
1 /*
2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 */
23
24 /* TODO:
25 * - fix mask for depth control & cull for query
26 */
27 #include <stdio.h>
28 #include <errno.h>
29 #include <pipe/p_defines.h>
30 #include <pipe/p_state.h>
31 #include <pipe/p_context.h>
32 #include <tgsi/tgsi_scan.h>
33 #include <tgsi/tgsi_parse.h>
34 #include <tgsi/tgsi_util.h>
35 #include <util/u_blitter.h>
36 #include <util/u_double_list.h>
37 #include <util/u_transfer.h>
38 #include <util/u_surface.h>
39 #include <util/u_pack_color.h>
40 #include <util/u_memory.h>
41 #include <util/u_inlines.h>
42 #include <util/u_framebuffer.h>
43 #include <pipebuffer/pb_buffer.h>
44 #include "r600.h"
45 #include "evergreend.h"
46 #include "r600_resource.h"
47 #include "r600_shader.h"
48 #include "r600_pipe.h"
49 #include "eg_state_inlines.h"
50
51 static void evergreen_set_blend_color(struct pipe_context *ctx,
52 const struct pipe_blend_color *state)
53 {
54 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
55 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
56
57 if (rstate == NULL)
58 return;
59
60 rstate->id = R600_PIPE_STATE_BLEND_COLOR;
61 r600_pipe_state_add_reg(rstate, R_028414_CB_BLEND_RED, fui(state->color[0]), 0xFFFFFFFF, NULL);
62 r600_pipe_state_add_reg(rstate, R_028418_CB_BLEND_GREEN, fui(state->color[1]), 0xFFFFFFFF, NULL);
63 r600_pipe_state_add_reg(rstate, R_02841C_CB_BLEND_BLUE, fui(state->color[2]), 0xFFFFFFFF, NULL);
64 r600_pipe_state_add_reg(rstate, R_028420_CB_BLEND_ALPHA, fui(state->color[3]), 0xFFFFFFFF, NULL);
65
66 free(rctx->states[R600_PIPE_STATE_BLEND_COLOR]);
67 rctx->states[R600_PIPE_STATE_BLEND_COLOR] = rstate;
68 r600_context_pipe_state_set(&rctx->ctx, rstate);
69 }
70
71 static void *evergreen_create_blend_state(struct pipe_context *ctx,
72 const struct pipe_blend_state *state)
73 {
74 struct r600_pipe_blend *blend = CALLOC_STRUCT(r600_pipe_blend);
75 struct r600_pipe_state *rstate;
76 u32 color_control, target_mask;
77 /* FIXME there is more then 8 framebuffer */
78 unsigned blend_cntl[8];
79
80 if (blend == NULL) {
81 return NULL;
82 }
83 rstate = &blend->rstate;
84
85 rstate->id = R600_PIPE_STATE_BLEND;
86
87 target_mask = 0;
88 color_control = S_028808_MODE(1);
89 if (state->logicop_enable) {
90 color_control |= (state->logicop_func << 16) | (state->logicop_func << 20);
91 } else {
92 color_control |= (0xcc << 16);
93 }
94 /* we pretend 8 buffer are used, CB_SHADER_MASK will disable unused one */
95 if (state->independent_blend_enable) {
96 for (int i = 0; i < 8; i++) {
97 target_mask |= (state->rt[i].colormask << (4 * i));
98 }
99 } else {
100 for (int i = 0; i < 8; i++) {
101 target_mask |= (state->rt[0].colormask << (4 * i));
102 }
103 }
104 blend->cb_target_mask = target_mask;
105 r600_pipe_state_add_reg(rstate, R_028808_CB_COLOR_CONTROL,
106 color_control, 0xFFFFFFFF, NULL);
107 r600_pipe_state_add_reg(rstate, R_028C3C_PA_SC_AA_MASK, 0xFFFFFFFF, 0xFFFFFFFF, NULL);
108
109 for (int i = 0; i < 8; i++) {
110 unsigned eqRGB = state->rt[i].rgb_func;
111 unsigned srcRGB = state->rt[i].rgb_src_factor;
112 unsigned dstRGB = state->rt[i].rgb_dst_factor;
113 unsigned eqA = state->rt[i].alpha_func;
114 unsigned srcA = state->rt[i].alpha_src_factor;
115 unsigned dstA = state->rt[i].alpha_dst_factor;
116
117 blend_cntl[i] = 0;
118 if (!state->rt[i].blend_enable)
119 continue;
120
121 blend_cntl[i] |= S_028780_BLEND_CONTROL_ENABLE(1);
122 blend_cntl[i] |= S_028780_COLOR_COMB_FCN(r600_translate_blend_function(eqRGB));
123 blend_cntl[i] |= S_028780_COLOR_SRCBLEND(r600_translate_blend_factor(srcRGB));
124 blend_cntl[i] |= S_028780_COLOR_DESTBLEND(r600_translate_blend_factor(dstRGB));
125
126 if (srcA != srcRGB || dstA != dstRGB || eqA != eqRGB) {
127 blend_cntl[i] |= S_028780_SEPARATE_ALPHA_BLEND(1);
128 blend_cntl[i] |= S_028780_ALPHA_COMB_FCN(r600_translate_blend_function(eqA));
129 blend_cntl[i] |= S_028780_ALPHA_SRCBLEND(r600_translate_blend_factor(srcA));
130 blend_cntl[i] |= S_028780_ALPHA_DESTBLEND(r600_translate_blend_factor(dstA));
131 }
132 }
133 for (int i = 0; i < 8; i++) {
134 r600_pipe_state_add_reg(rstate, R_028780_CB_BLEND0_CONTROL + i * 4, blend_cntl[i], 0xFFFFFFFF, NULL);
135 }
136
137 return rstate;
138 }
139
140 static void *evergreen_create_dsa_state(struct pipe_context *ctx,
141 const struct pipe_depth_stencil_alpha_state *state)
142 {
143 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
144 unsigned db_depth_control, alpha_test_control, alpha_ref, db_shader_control;
145 unsigned stencil_ref_mask, stencil_ref_mask_bf, db_render_override, db_render_control;
146
147 if (rstate == NULL) {
148 return NULL;
149 }
150
151 rstate->id = R600_PIPE_STATE_DSA;
152 /* depth TODO some of those db_shader_control field depend on shader adjust mask & add it to shader */
153 /* db_shader_control is 0xFFFFFFBE as Z_EXPORT_ENABLE (bit 0) will be
154 * set by fragment shader if it export Z and KILL_ENABLE (bit 6) will
155 * be set if shader use texkill instruction
156 */
157 db_shader_control = S_02880C_Z_ORDER(V_02880C_EARLY_Z_THEN_LATE_Z);
158 stencil_ref_mask = 0;
159 stencil_ref_mask_bf = 0;
160 db_depth_control = S_028800_Z_ENABLE(state->depth.enabled) |
161 S_028800_Z_WRITE_ENABLE(state->depth.writemask) |
162 S_028800_ZFUNC(state->depth.func);
163
164 /* stencil */
165 if (state->stencil[0].enabled) {
166 db_depth_control |= S_028800_STENCIL_ENABLE(1);
167 db_depth_control |= S_028800_STENCILFUNC(r600_translate_ds_func(state->stencil[0].func));
168 db_depth_control |= S_028800_STENCILFAIL(r600_translate_stencil_op(state->stencil[0].fail_op));
169 db_depth_control |= S_028800_STENCILZPASS(r600_translate_stencil_op(state->stencil[0].zpass_op));
170 db_depth_control |= S_028800_STENCILZFAIL(r600_translate_stencil_op(state->stencil[0].zfail_op));
171
172
173 stencil_ref_mask = S_028430_STENCILMASK(state->stencil[0].valuemask) |
174 S_028430_STENCILWRITEMASK(state->stencil[0].writemask);
175 if (state->stencil[1].enabled) {
176 db_depth_control |= S_028800_BACKFACE_ENABLE(1);
177 db_depth_control |= S_028800_STENCILFUNC_BF(r600_translate_ds_func(state->stencil[1].func));
178 db_depth_control |= S_028800_STENCILFAIL_BF(r600_translate_stencil_op(state->stencil[1].fail_op));
179 db_depth_control |= S_028800_STENCILZPASS_BF(r600_translate_stencil_op(state->stencil[1].zpass_op));
180 db_depth_control |= S_028800_STENCILZFAIL_BF(r600_translate_stencil_op(state->stencil[1].zfail_op));
181 stencil_ref_mask_bf = S_028434_STENCILMASK_BF(state->stencil[1].valuemask) |
182 S_028434_STENCILWRITEMASK_BF(state->stencil[1].writemask);
183 }
184 }
185
186 /* alpha */
187 alpha_test_control = 0;
188 alpha_ref = 0;
189 if (state->alpha.enabled) {
190 alpha_test_control = S_028410_ALPHA_FUNC(state->alpha.func);
191 alpha_test_control |= S_028410_ALPHA_TEST_ENABLE(1);
192 alpha_ref = fui(state->alpha.ref_value);
193 }
194
195 /* misc */
196 db_render_control = 0;
197 db_render_override = S_02800C_FORCE_HIZ_ENABLE(V_02800C_FORCE_DISABLE) |
198 S_02800C_FORCE_HIS_ENABLE0(V_02800C_FORCE_DISABLE) |
199 S_02800C_FORCE_HIS_ENABLE1(V_02800C_FORCE_DISABLE);
200 /* TODO db_render_override depends on query */
201 r600_pipe_state_add_reg(rstate, R_028028_DB_STENCIL_CLEAR, 0x00000000, 0xFFFFFFFF, NULL);
202 r600_pipe_state_add_reg(rstate, R_02802C_DB_DEPTH_CLEAR, 0x3F800000, 0xFFFFFFFF, NULL);
203 r600_pipe_state_add_reg(rstate, R_028410_SX_ALPHA_TEST_CONTROL, alpha_test_control, 0xFFFFFFFF, NULL);
204 r600_pipe_state_add_reg(rstate,
205 R_028430_DB_STENCILREFMASK, stencil_ref_mask,
206 0xFFFFFFFF & C_028430_STENCILREF, NULL);
207 r600_pipe_state_add_reg(rstate,
208 R_028434_DB_STENCILREFMASK_BF, stencil_ref_mask_bf,
209 0xFFFFFFFF & C_028434_STENCILREF_BF, NULL);
210 r600_pipe_state_add_reg(rstate, R_028438_SX_ALPHA_REF, alpha_ref, 0xFFFFFFFF, NULL);
211 r600_pipe_state_add_reg(rstate, R_0286DC_SPI_FOG_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
212 r600_pipe_state_add_reg(rstate, R_028800_DB_DEPTH_CONTROL, db_depth_control, 0xFFFFFFFF, NULL);
213 r600_pipe_state_add_reg(rstate, R_02880C_DB_SHADER_CONTROL, db_shader_control, 0xFFFFFFBE, NULL);
214 r600_pipe_state_add_reg(rstate, R_028000_DB_RENDER_CONTROL, db_render_control, 0xFFFFFFFF, NULL);
215 r600_pipe_state_add_reg(rstate, R_02800C_DB_RENDER_OVERRIDE, db_render_override, 0xFFFFFFFF, NULL);
216 r600_pipe_state_add_reg(rstate, R_028AC0_DB_SRESULTS_COMPARE_STATE0, 0x0, 0xFFFFFFFF, NULL);
217 r600_pipe_state_add_reg(rstate, R_028AC4_DB_SRESULTS_COMPARE_STATE1, 0x0, 0xFFFFFFFF, NULL);
218 r600_pipe_state_add_reg(rstate, R_028AC8_DB_PRELOAD_CONTROL, 0x0, 0xFFFFFFFF, NULL);
219 r600_pipe_state_add_reg(rstate, R_028B70_DB_ALPHA_TO_MASK, 0x0000AA00, 0xFFFFFFFF, NULL);
220
221 return rstate;
222 }
223
224 static void *evergreen_create_rs_state(struct pipe_context *ctx,
225 const struct pipe_rasterizer_state *state)
226 {
227 struct r600_pipe_rasterizer *rs = CALLOC_STRUCT(r600_pipe_rasterizer);
228 struct r600_pipe_state *rstate;
229 unsigned tmp;
230 unsigned prov_vtx = 1, polygon_dual_mode;
231 unsigned clip_rule;
232
233 if (rs == NULL) {
234 return NULL;
235 }
236
237 rstate = &rs->rstate;
238 rs->flatshade = state->flatshade;
239 rs->sprite_coord_enable = state->sprite_coord_enable;
240
241 clip_rule = state->scissor ? 0xAAAA : 0xFFFF;
242
243 /* offset */
244 rs->offset_units = state->offset_units;
245 rs->offset_scale = state->offset_scale * 12.0f;
246
247 rstate->id = R600_PIPE_STATE_RASTERIZER;
248 if (state->flatshade_first)
249 prov_vtx = 0;
250 tmp = S_0286D4_FLAT_SHADE_ENA(1);
251 if (state->sprite_coord_enable) {
252 tmp |= S_0286D4_PNT_SPRITE_ENA(1) |
253 S_0286D4_PNT_SPRITE_OVRD_X(2) |
254 S_0286D4_PNT_SPRITE_OVRD_Y(3) |
255 S_0286D4_PNT_SPRITE_OVRD_Z(0) |
256 S_0286D4_PNT_SPRITE_OVRD_W(1);
257 if (state->sprite_coord_mode != PIPE_SPRITE_COORD_UPPER_LEFT) {
258 tmp |= S_0286D4_PNT_SPRITE_TOP_1(1);
259 }
260 }
261 r600_pipe_state_add_reg(rstate, R_0286D4_SPI_INTERP_CONTROL_0, tmp, 0xFFFFFFFF, NULL);
262
263 polygon_dual_mode = (state->fill_front != PIPE_POLYGON_MODE_FILL ||
264 state->fill_back != PIPE_POLYGON_MODE_FILL);
265 r600_pipe_state_add_reg(rstate, R_028814_PA_SU_SC_MODE_CNTL,
266 S_028814_PROVOKING_VTX_LAST(prov_vtx) |
267 S_028814_CULL_FRONT((state->cull_face & PIPE_FACE_FRONT) ? 1 : 0) |
268 S_028814_CULL_BACK((state->cull_face & PIPE_FACE_BACK) ? 1 : 0) |
269 S_028814_FACE(!state->front_ccw) |
270 S_028814_POLY_OFFSET_FRONT_ENABLE(state->offset_tri) |
271 S_028814_POLY_OFFSET_BACK_ENABLE(state->offset_tri) |
272 S_028814_POLY_OFFSET_PARA_ENABLE(state->offset_tri) |
273 S_028814_POLY_MODE(polygon_dual_mode) |
274 S_028814_POLYMODE_FRONT_PTYPE(r600_translate_fill(state->fill_front)) |
275 S_028814_POLYMODE_BACK_PTYPE(r600_translate_fill(state->fill_back)), 0xFFFFFFFF, NULL);
276 r600_pipe_state_add_reg(rstate, R_02881C_PA_CL_VS_OUT_CNTL,
277 S_02881C_USE_VTX_POINT_SIZE(state->point_size_per_vertex) |
278 S_02881C_VS_OUT_MISC_VEC_ENA(state->point_size_per_vertex), 0xFFFFFFFF, NULL);
279 r600_pipe_state_add_reg(rstate, R_028820_PA_CL_NANINF_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
280 /* point size 12.4 fixed point */
281 tmp = (unsigned)(state->point_size * 8.0);
282 r600_pipe_state_add_reg(rstate, R_028A00_PA_SU_POINT_SIZE, S_028A00_HEIGHT(tmp) | S_028A00_WIDTH(tmp), 0xFFFFFFFF, NULL);
283 r600_pipe_state_add_reg(rstate, R_028A04_PA_SU_POINT_MINMAX, 0x80000000, 0xFFFFFFFF, NULL);
284
285 tmp = (unsigned)state->line_width * 8;
286 r600_pipe_state_add_reg(rstate, R_028A08_PA_SU_LINE_CNTL, S_028A08_WIDTH(tmp), 0xFFFFFFFF, NULL);
287
288 r600_pipe_state_add_reg(rstate, R_028C00_PA_SC_LINE_CNTL, 0x00000400, 0xFFFFFFFF, NULL);
289 r600_pipe_state_add_reg(rstate, R_028C0C_PA_CL_GB_VERT_CLIP_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
290 r600_pipe_state_add_reg(rstate, R_028C10_PA_CL_GB_VERT_DISC_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
291 r600_pipe_state_add_reg(rstate, R_028C14_PA_CL_GB_HORZ_CLIP_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
292 r600_pipe_state_add_reg(rstate, R_028C18_PA_CL_GB_HORZ_DISC_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
293 r600_pipe_state_add_reg(rstate, R_028B7C_PA_SU_POLY_OFFSET_CLAMP, 0x0, 0xFFFFFFFF, NULL);
294
295 r600_pipe_state_add_reg(rstate, R_028C08_PA_SU_VTX_CNTL,
296 S_028C08_PIX_CENTER_HALF(state->gl_rasterization_rules),
297 0xFFFFFFFF, NULL);
298
299 r600_pipe_state_add_reg(rstate, R_02820C_PA_SC_CLIPRECT_RULE, clip_rule, 0xFFFFFFFF, NULL);
300 return rstate;
301 }
302
303 static void *evergreen_create_sampler_state(struct pipe_context *ctx,
304 const struct pipe_sampler_state *state)
305 {
306 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
307 union util_color uc;
308
309 if (rstate == NULL) {
310 return NULL;
311 }
312
313 rstate->id = R600_PIPE_STATE_SAMPLER;
314 util_pack_color(state->border_color, PIPE_FORMAT_B8G8R8A8_UNORM, &uc);
315 r600_pipe_state_add_reg(rstate, R_03C000_SQ_TEX_SAMPLER_WORD0_0,
316 S_03C000_CLAMP_X(r600_tex_wrap(state->wrap_s)) |
317 S_03C000_CLAMP_Y(r600_tex_wrap(state->wrap_t)) |
318 S_03C000_CLAMP_Z(r600_tex_wrap(state->wrap_r)) |
319 S_03C000_XY_MAG_FILTER(r600_tex_filter(state->mag_img_filter)) |
320 S_03C000_XY_MIN_FILTER(r600_tex_filter(state->min_img_filter)) |
321 S_03C000_MIP_FILTER(r600_tex_mipfilter(state->min_mip_filter)) |
322 S_03C000_DEPTH_COMPARE_FUNCTION(r600_tex_compare(state->compare_func)) |
323 S_03C000_BORDER_COLOR_TYPE(uc.ui ? V_03C000_SQ_TEX_BORDER_COLOR_REGISTER : 0), 0xFFFFFFFF, NULL);
324 /* FIXME LOD it depends on texture base level ... */
325 r600_pipe_state_add_reg(rstate, R_03C004_SQ_TEX_SAMPLER_WORD1_0,
326 S_03C004_MIN_LOD(S_FIXED(CLAMP(state->min_lod, 0, 15), 8)) |
327 S_03C004_MAX_LOD(S_FIXED(CLAMP(state->max_lod, 0, 15), 8)),
328 0xFFFFFFFF, NULL);
329 r600_pipe_state_add_reg(rstate, R_03C008_SQ_TEX_SAMPLER_WORD2_0,
330 S_03C008_LOD_BIAS(S_FIXED(CLAMP(state->lod_bias, -16, 16), 8)) |
331 S_03C008_TYPE(1),
332 0xFFFFFFFF, NULL);
333
334 if (uc.ui) {
335 r600_pipe_state_add_reg(rstate, R_00A404_TD_PS_SAMPLER0_BORDER_RED, fui(state->border_color[0]), 0xFFFFFFFF, NULL);
336 r600_pipe_state_add_reg(rstate, R_00A408_TD_PS_SAMPLER0_BORDER_GREEN, fui(state->border_color[1]), 0xFFFFFFFF, NULL);
337 r600_pipe_state_add_reg(rstate, R_00A40C_TD_PS_SAMPLER0_BORDER_BLUE, fui(state->border_color[2]), 0xFFFFFFFF, NULL);
338 r600_pipe_state_add_reg(rstate, R_00A410_TD_PS_SAMPLER0_BORDER_ALPHA, fui(state->border_color[3]), 0xFFFFFFFF, NULL);
339 }
340 return rstate;
341 }
342
343 static struct pipe_sampler_view *evergreen_create_sampler_view(struct pipe_context *ctx,
344 struct pipe_resource *texture,
345 const struct pipe_sampler_view *state)
346 {
347 struct r600_pipe_sampler_view *resource = CALLOC_STRUCT(r600_pipe_sampler_view);
348 struct r600_pipe_state *rstate;
349 const struct util_format_description *desc;
350 struct r600_resource_texture *tmp;
351 struct r600_resource *rbuffer;
352 unsigned format;
353 uint32_t word4 = 0, yuv_format = 0, pitch = 0;
354 unsigned char swizzle[4];
355 struct r600_bo *bo[2];
356
357 if (resource == NULL)
358 return NULL;
359 rstate = &resource->state;
360
361 /* initialize base object */
362 resource->base = *state;
363 resource->base.texture = NULL;
364 pipe_reference(NULL, &texture->reference);
365 resource->base.texture = texture;
366 resource->base.reference.count = 1;
367 resource->base.context = ctx;
368
369 swizzle[0] = state->swizzle_r;
370 swizzle[1] = state->swizzle_g;
371 swizzle[2] = state->swizzle_b;
372 swizzle[3] = state->swizzle_a;
373 format = r600_translate_texformat(state->format,
374 swizzle,
375 &word4, &yuv_format);
376 if (format == ~0) {
377 format = 0;
378 }
379 desc = util_format_description(state->format);
380 if (desc == NULL) {
381 R600_ERR("unknow format %d\n", state->format);
382 }
383 tmp = (struct r600_resource_texture*)texture;
384 rbuffer = &tmp->resource;
385 bo[0] = rbuffer->bo;
386 bo[1] = rbuffer->bo;
387 /* FIXME depth texture decompression */
388 if (tmp->depth) {
389 r600_texture_depth_flush(ctx, texture);
390 tmp = (struct r600_resource_texture*)texture;
391 rbuffer = &tmp->flushed_depth_texture->resource;
392 bo[0] = rbuffer->bo;
393 bo[1] = rbuffer->bo;
394 }
395 pitch = align(tmp->pitch_in_pixels[0], 8);
396
397 /* FIXME properly handle first level != 0 */
398 r600_pipe_state_add_reg(rstate, R_030000_RESOURCE0_WORD0,
399 S_030000_DIM(r600_tex_dim(texture->target)) |
400 S_030000_PITCH((pitch / 8) - 1) |
401 S_030000_TEX_WIDTH(texture->width0 - 1), 0xFFFFFFFF, NULL);
402 r600_pipe_state_add_reg(rstate, R_030004_RESOURCE0_WORD1,
403 S_030004_TEX_HEIGHT(texture->height0 - 1) |
404 S_030004_TEX_DEPTH(texture->depth0 - 1),
405 0xFFFFFFFF, NULL);
406 r600_pipe_state_add_reg(rstate, R_030008_RESOURCE0_WORD2,
407 (tmp->offset[0] + r600_bo_offset(bo[0])) >> 8, 0xFFFFFFFF, bo[0]);
408 r600_pipe_state_add_reg(rstate, R_03000C_RESOURCE0_WORD3,
409 (tmp->offset[1] + r600_bo_offset(bo[1])) >> 8, 0xFFFFFFFF, bo[1]);
410 r600_pipe_state_add_reg(rstate, R_030010_RESOURCE0_WORD4,
411 word4 | S_030010_NUM_FORMAT_ALL(V_030010_SQ_NUM_FORMAT_NORM) |
412 S_030010_SRF_MODE_ALL(V_030010_SFR_MODE_NO_ZERO) |
413 S_030010_BASE_LEVEL(state->first_level), 0xFFFFFFFF, NULL);
414 r600_pipe_state_add_reg(rstate, R_030014_RESOURCE0_WORD5,
415 S_030014_LAST_LEVEL(state->last_level) |
416 S_030014_BASE_ARRAY(0) |
417 S_030014_LAST_ARRAY(0), 0xffffffff, NULL);
418 r600_pipe_state_add_reg(rstate, R_030018_RESOURCE0_WORD6, 0x0, 0xFFFFFFFF, NULL);
419 r600_pipe_state_add_reg(rstate, R_03001C_RESOURCE0_WORD7,
420 S_03001C_DATA_FORMAT(format) |
421 S_03001C_TYPE(V_03001C_SQ_TEX_VTX_VALID_TEXTURE), 0xFFFFFFFF, NULL);
422
423 return &resource->base;
424 }
425
426 static void evergreen_set_vs_sampler_view(struct pipe_context *ctx, unsigned count,
427 struct pipe_sampler_view **views)
428 {
429 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
430 struct r600_pipe_sampler_view **resource = (struct r600_pipe_sampler_view **)views;
431
432 for (int i = 0; i < count; i++) {
433 if (resource[i]) {
434 evergreen_context_pipe_state_set_vs_resource(&rctx->ctx, &resource[i]->state, i);
435 }
436 }
437 }
438
439 static void evergreen_set_ps_sampler_view(struct pipe_context *ctx, unsigned count,
440 struct pipe_sampler_view **views)
441 {
442 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
443 struct r600_pipe_sampler_view **resource = (struct r600_pipe_sampler_view **)views;
444 int i;
445
446 for (i = 0; i < count; i++) {
447 if (&rctx->ps_samplers.views[i]->base != views[i]) {
448 if (resource[i])
449 evergreen_context_pipe_state_set_ps_resource(&rctx->ctx, &resource[i]->state, i);
450 else
451 evergreen_context_pipe_state_set_ps_resource(&rctx->ctx, NULL, i);
452
453 pipe_sampler_view_reference(
454 (struct pipe_sampler_view **)&rctx->ps_samplers.views[i],
455 views[i]);
456 }
457 }
458 for (i = count; i < NUM_TEX_UNITS; i++) {
459 if (rctx->ps_samplers.views[i]) {
460 evergreen_context_pipe_state_set_ps_resource(&rctx->ctx, NULL, i);
461 pipe_sampler_view_reference((struct pipe_sampler_view **)&rctx->ps_samplers.views[i], NULL);
462 }
463 }
464 rctx->ps_samplers.n_views = count;
465 }
466
467 static void evergreen_bind_ps_sampler(struct pipe_context *ctx, unsigned count, void **states)
468 {
469 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
470 struct r600_pipe_state **rstates = (struct r600_pipe_state **)states;
471
472
473 memcpy(rctx->ps_samplers.samplers, states, sizeof(void*) * count);
474 rctx->ps_samplers.n_samplers = count;
475
476 for (int i = 0; i < count; i++) {
477 evergreen_context_pipe_state_set_ps_sampler(&rctx->ctx, rstates[i], i);
478 }
479 }
480
481 static void evergreen_bind_vs_sampler(struct pipe_context *ctx, unsigned count, void **states)
482 {
483 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
484 struct r600_pipe_state **rstates = (struct r600_pipe_state **)states;
485
486 for (int i = 0; i < count; i++) {
487 evergreen_context_pipe_state_set_vs_sampler(&rctx->ctx, rstates[i], i);
488 }
489 }
490
491 static void evergreen_set_clip_state(struct pipe_context *ctx,
492 const struct pipe_clip_state *state)
493 {
494 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
495 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
496
497 if (rstate == NULL)
498 return;
499
500 rctx->clip = *state;
501 rstate->id = R600_PIPE_STATE_CLIP;
502 for (int i = 0; i < state->nr; i++) {
503 r600_pipe_state_add_reg(rstate,
504 R_0285BC_PA_CL_UCP0_X + i * 16,
505 fui(state->ucp[i][0]), 0xFFFFFFFF, NULL);
506 r600_pipe_state_add_reg(rstate,
507 R_0285C0_PA_CL_UCP0_Y + i * 16,
508 fui(state->ucp[i][1]) , 0xFFFFFFFF, NULL);
509 r600_pipe_state_add_reg(rstate,
510 R_0285C4_PA_CL_UCP0_Z + i * 16,
511 fui(state->ucp[i][2]), 0xFFFFFFFF, NULL);
512 r600_pipe_state_add_reg(rstate,
513 R_0285C8_PA_CL_UCP0_W + i * 16,
514 fui(state->ucp[i][3]), 0xFFFFFFFF, NULL);
515 }
516 r600_pipe_state_add_reg(rstate, R_028810_PA_CL_CLIP_CNTL,
517 S_028810_PS_UCP_MODE(3) | ((1 << state->nr) - 1) |
518 S_028810_ZCLIP_NEAR_DISABLE(state->depth_clamp) |
519 S_028810_ZCLIP_FAR_DISABLE(state->depth_clamp), 0xFFFFFFFF, NULL);
520
521 free(rctx->states[R600_PIPE_STATE_CLIP]);
522 rctx->states[R600_PIPE_STATE_CLIP] = rstate;
523 r600_context_pipe_state_set(&rctx->ctx, rstate);
524 }
525
526 static void evergreen_set_polygon_stipple(struct pipe_context *ctx,
527 const struct pipe_poly_stipple *state)
528 {
529 }
530
531 static void evergreen_set_sample_mask(struct pipe_context *pipe, unsigned sample_mask)
532 {
533 }
534
535 static void evergreen_set_scissor_state(struct pipe_context *ctx,
536 const struct pipe_scissor_state *state)
537 {
538 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
539 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
540 u32 tl, br;
541
542 if (rstate == NULL)
543 return;
544
545 rstate->id = R600_PIPE_STATE_SCISSOR;
546 tl = S_028240_TL_X(state->minx) | S_028240_TL_Y(state->miny);
547 br = S_028244_BR_X(state->maxx) | S_028244_BR_Y(state->maxy);
548 r600_pipe_state_add_reg(rstate,
549 R_028210_PA_SC_CLIPRECT_0_TL, tl,
550 0xFFFFFFFF, NULL);
551 r600_pipe_state_add_reg(rstate,
552 R_028214_PA_SC_CLIPRECT_0_BR, br,
553 0xFFFFFFFF, NULL);
554 r600_pipe_state_add_reg(rstate,
555 R_028218_PA_SC_CLIPRECT_1_TL, tl,
556 0xFFFFFFFF, NULL);
557 r600_pipe_state_add_reg(rstate,
558 R_02821C_PA_SC_CLIPRECT_1_BR, br,
559 0xFFFFFFFF, NULL);
560 r600_pipe_state_add_reg(rstate,
561 R_028220_PA_SC_CLIPRECT_2_TL, tl,
562 0xFFFFFFFF, NULL);
563 r600_pipe_state_add_reg(rstate,
564 R_028224_PA_SC_CLIPRECT_2_BR, br,
565 0xFFFFFFFF, NULL);
566 r600_pipe_state_add_reg(rstate,
567 R_028228_PA_SC_CLIPRECT_3_TL, tl,
568 0xFFFFFFFF, NULL);
569 r600_pipe_state_add_reg(rstate,
570 R_02822C_PA_SC_CLIPRECT_3_BR, br,
571 0xFFFFFFFF, NULL);
572
573 free(rctx->states[R600_PIPE_STATE_SCISSOR]);
574 rctx->states[R600_PIPE_STATE_SCISSOR] = rstate;
575 r600_context_pipe_state_set(&rctx->ctx, rstate);
576 }
577
578 static void evergreen_set_stencil_ref(struct pipe_context *ctx,
579 const struct pipe_stencil_ref *state)
580 {
581 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
582 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
583 u32 tmp;
584
585 if (rstate == NULL)
586 return;
587
588 rctx->stencil_ref = *state;
589 rstate->id = R600_PIPE_STATE_STENCIL_REF;
590 tmp = S_028430_STENCILREF(state->ref_value[0]);
591 r600_pipe_state_add_reg(rstate,
592 R_028430_DB_STENCILREFMASK, tmp,
593 ~C_028430_STENCILREF, NULL);
594 tmp = S_028434_STENCILREF_BF(state->ref_value[1]);
595 r600_pipe_state_add_reg(rstate,
596 R_028434_DB_STENCILREFMASK_BF, tmp,
597 ~C_028434_STENCILREF_BF, NULL);
598
599 free(rctx->states[R600_PIPE_STATE_STENCIL_REF]);
600 rctx->states[R600_PIPE_STATE_STENCIL_REF] = rstate;
601 r600_context_pipe_state_set(&rctx->ctx, rstate);
602 }
603
604 static void evergreen_set_viewport_state(struct pipe_context *ctx,
605 const struct pipe_viewport_state *state)
606 {
607 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
608 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
609
610 if (rstate == NULL)
611 return;
612
613 rctx->viewport = *state;
614 rstate->id = R600_PIPE_STATE_VIEWPORT;
615 r600_pipe_state_add_reg(rstate, R_0282D0_PA_SC_VPORT_ZMIN_0, 0x00000000, 0xFFFFFFFF, NULL);
616 r600_pipe_state_add_reg(rstate, R_0282D4_PA_SC_VPORT_ZMAX_0, 0x3F800000, 0xFFFFFFFF, NULL);
617 r600_pipe_state_add_reg(rstate, R_02843C_PA_CL_VPORT_XSCALE_0, fui(state->scale[0]), 0xFFFFFFFF, NULL);
618 r600_pipe_state_add_reg(rstate, R_028444_PA_CL_VPORT_YSCALE_0, fui(state->scale[1]), 0xFFFFFFFF, NULL);
619 r600_pipe_state_add_reg(rstate, R_02844C_PA_CL_VPORT_ZSCALE_0, fui(state->scale[2]), 0xFFFFFFFF, NULL);
620 r600_pipe_state_add_reg(rstate, R_028440_PA_CL_VPORT_XOFFSET_0, fui(state->translate[0]), 0xFFFFFFFF, NULL);
621 r600_pipe_state_add_reg(rstate, R_028448_PA_CL_VPORT_YOFFSET_0, fui(state->translate[1]), 0xFFFFFFFF, NULL);
622 r600_pipe_state_add_reg(rstate, R_028450_PA_CL_VPORT_ZOFFSET_0, fui(state->translate[2]), 0xFFFFFFFF, NULL);
623 r600_pipe_state_add_reg(rstate, R_028818_PA_CL_VTE_CNTL, 0x0000043F, 0xFFFFFFFF, NULL);
624
625 free(rctx->states[R600_PIPE_STATE_VIEWPORT]);
626 rctx->states[R600_PIPE_STATE_VIEWPORT] = rstate;
627 r600_context_pipe_state_set(&rctx->ctx, rstate);
628 }
629
630 static void evergreen_cb(struct r600_pipe_context *rctx, struct r600_pipe_state *rstate,
631 const struct pipe_framebuffer_state *state, int cb)
632 {
633 struct r600_resource_texture *rtex;
634 struct r600_resource *rbuffer;
635 struct r600_surface *surf;
636 unsigned level = state->cbufs[cb]->level;
637 unsigned pitch, slice;
638 unsigned color_info;
639 unsigned format, swap, ntype;
640 const struct util_format_description *desc;
641 struct r600_bo *bo[3];
642
643 surf = (struct r600_surface *)state->cbufs[cb];
644 rtex = (struct r600_resource_texture*)state->cbufs[cb]->texture;
645 rbuffer = &rtex->resource;
646 bo[0] = rbuffer->bo;
647 bo[1] = rbuffer->bo;
648 bo[2] = rbuffer->bo;
649
650 pitch = rtex->pitch_in_pixels[level] / 8 - 1;
651 slice = rtex->pitch_in_pixels[level] * surf->aligned_height / 64 - 1;
652 ntype = 0;
653 desc = util_format_description(rtex->resource.base.b.format);
654 if (desc->colorspace == UTIL_FORMAT_COLORSPACE_SRGB)
655 ntype = V_028C70_NUMBER_SRGB;
656
657 format = r600_translate_colorformat(rtex->resource.base.b.format);
658 swap = r600_translate_colorswap(rtex->resource.base.b.format);
659 color_info = S_028C70_FORMAT(format) |
660 S_028C70_COMP_SWAP(swap) |
661 S_028C70_BLEND_CLAMP(1) |
662 S_028C70_NUMBER_TYPE(ntype);
663 if (desc->colorspace != UTIL_FORMAT_COLORSPACE_ZS)
664 color_info |= S_028C70_SOURCE_FORMAT(1);
665
666 /* FIXME handle enabling of CB beyond BASE8 which has different offset */
667 r600_pipe_state_add_reg(rstate,
668 R_028C60_CB_COLOR0_BASE + cb * 0x3C,
669 (state->cbufs[cb]->offset + r600_bo_offset(bo[0])) >> 8, 0xFFFFFFFF, bo[0]);
670 r600_pipe_state_add_reg(rstate,
671 R_028C78_CB_COLOR0_DIM + cb * 0x3C,
672 0x0, 0xFFFFFFFF, NULL);
673 r600_pipe_state_add_reg(rstate,
674 R_028C70_CB_COLOR0_INFO + cb * 0x3C,
675 color_info, 0xFFFFFFFF, bo[0]);
676 r600_pipe_state_add_reg(rstate,
677 R_028C64_CB_COLOR0_PITCH + cb * 0x3C,
678 S_028C64_PITCH_TILE_MAX(pitch),
679 0xFFFFFFFF, NULL);
680 r600_pipe_state_add_reg(rstate,
681 R_028C68_CB_COLOR0_SLICE + cb * 0x3C,
682 S_028C68_SLICE_TILE_MAX(slice),
683 0xFFFFFFFF, NULL);
684 r600_pipe_state_add_reg(rstate,
685 R_028C6C_CB_COLOR0_VIEW + cb * 0x3C,
686 0x00000000, 0xFFFFFFFF, NULL);
687 r600_pipe_state_add_reg(rstate,
688 R_028C74_CB_COLOR0_ATTRIB + cb * 0x3C,
689 S_028C74_NON_DISP_TILING_ORDER(1),
690 0xFFFFFFFF, bo[0]);
691 }
692
693 static void evergreen_db(struct r600_pipe_context *rctx, struct r600_pipe_state *rstate,
694 const struct pipe_framebuffer_state *state)
695 {
696 struct r600_resource_texture *rtex;
697 struct r600_resource *rbuffer;
698 struct r600_surface *surf;
699 unsigned level;
700 unsigned pitch, slice, format, stencil_format;
701
702 if (state->zsbuf == NULL)
703 return;
704
705 level = state->zsbuf->level;
706
707 surf = (struct r600_surface *)state->zsbuf;
708 rtex = (struct r600_resource_texture*)state->zsbuf->texture;
709 rtex->tiled = 1;
710 rtex->array_mode[level] = 2;
711 rtex->tile_type = 1;
712 rtex->depth = 1;
713 rbuffer = &rtex->resource;
714
715 pitch = rtex->pitch_in_pixels[level] / 8 - 1;
716 slice = rtex->pitch_in_pixels[level] * surf->aligned_height / 64 - 1;
717 format = r600_translate_dbformat(state->zsbuf->texture->format);
718 stencil_format = r600_translate_stencilformat(state->zsbuf->texture->format);
719
720 r600_pipe_state_add_reg(rstate, R_028048_DB_Z_READ_BASE,
721 (state->zsbuf->offset + r600_bo_offset(rbuffer->bo)) >> 8, 0xFFFFFFFF, rbuffer->bo);
722 r600_pipe_state_add_reg(rstate, R_028050_DB_Z_WRITE_BASE,
723 (state->zsbuf->offset + r600_bo_offset(rbuffer->bo)) >> 8, 0xFFFFFFFF, rbuffer->bo);
724
725 if (stencil_format) {
726 uint32_t stencil_offset;
727
728 stencil_offset = ((surf->aligned_height * rtex->pitch_in_bytes[level]) + 255) & ~255;
729 r600_pipe_state_add_reg(rstate, R_02804C_DB_STENCIL_READ_BASE,
730 (state->zsbuf->offset + stencil_offset + r600_bo_offset(rbuffer->bo)) >> 8, 0xFFFFFFFF, rbuffer->bo);
731 r600_pipe_state_add_reg(rstate, R_028054_DB_STENCIL_WRITE_BASE,
732 (state->zsbuf->offset + stencil_offset + r600_bo_offset(rbuffer->bo)) >> 8, 0xFFFFFFFF, rbuffer->bo);
733 }
734
735 r600_pipe_state_add_reg(rstate, R_028008_DB_DEPTH_VIEW, 0x00000000, 0xFFFFFFFF, NULL);
736 r600_pipe_state_add_reg(rstate, R_028044_DB_STENCIL_INFO,
737 S_028044_FORMAT(stencil_format), 0xFFFFFFFF, rbuffer->bo);
738
739 r600_pipe_state_add_reg(rstate, R_028040_DB_Z_INFO,
740 S_028040_ARRAY_MODE(rtex->array_mode[level]) | S_028040_FORMAT(format),
741 0xFFFFFFFF, rbuffer->bo);
742 r600_pipe_state_add_reg(rstate, R_028058_DB_DEPTH_SIZE,
743 S_028058_PITCH_TILE_MAX(pitch),
744 0xFFFFFFFF, NULL);
745 r600_pipe_state_add_reg(rstate, R_02805C_DB_DEPTH_SLICE,
746 S_02805C_SLICE_TILE_MAX(slice),
747 0xFFFFFFFF, NULL);
748 }
749
750 static void evergreen_set_framebuffer_state(struct pipe_context *ctx,
751 const struct pipe_framebuffer_state *state)
752 {
753 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
754 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
755 u32 shader_mask, tl, br, target_mask;
756
757 if (rstate == NULL)
758 return;
759
760 /* unreference old buffer and reference new one */
761 rstate->id = R600_PIPE_STATE_FRAMEBUFFER;
762
763 util_copy_framebuffer_state(&rctx->framebuffer, state);
764
765 rctx->pframebuffer = &rctx->framebuffer;
766
767 /* build states */
768 for (int i = 0; i < state->nr_cbufs; i++) {
769 evergreen_cb(rctx, rstate, state, i);
770 }
771 if (state->zsbuf) {
772 evergreen_db(rctx, rstate, state);
773 }
774
775 target_mask = 0x00000000;
776 target_mask = 0xFFFFFFFF;
777 shader_mask = 0;
778 for (int i = 0; i < state->nr_cbufs; i++) {
779 target_mask ^= 0xf << (i * 4);
780 shader_mask |= 0xf << (i * 4);
781 }
782 tl = S_028240_TL_X(0) | S_028240_TL_Y(0);
783 br = S_028244_BR_X(state->width) | S_028244_BR_Y(state->height);
784
785 r600_pipe_state_add_reg(rstate,
786 R_028240_PA_SC_GENERIC_SCISSOR_TL, tl,
787 0xFFFFFFFF, NULL);
788 r600_pipe_state_add_reg(rstate,
789 R_028244_PA_SC_GENERIC_SCISSOR_BR, br,
790 0xFFFFFFFF, NULL);
791 r600_pipe_state_add_reg(rstate,
792 R_028250_PA_SC_VPORT_SCISSOR_0_TL, tl,
793 0xFFFFFFFF, NULL);
794 r600_pipe_state_add_reg(rstate,
795 R_028254_PA_SC_VPORT_SCISSOR_0_BR, br,
796 0xFFFFFFFF, NULL);
797 r600_pipe_state_add_reg(rstate,
798 R_028030_PA_SC_SCREEN_SCISSOR_TL, tl,
799 0xFFFFFFFF, NULL);
800 r600_pipe_state_add_reg(rstate,
801 R_028034_PA_SC_SCREEN_SCISSOR_BR, br,
802 0xFFFFFFFF, NULL);
803 r600_pipe_state_add_reg(rstate,
804 R_028204_PA_SC_WINDOW_SCISSOR_TL, tl,
805 0xFFFFFFFF, NULL);
806 r600_pipe_state_add_reg(rstate,
807 R_028208_PA_SC_WINDOW_SCISSOR_BR, br,
808 0xFFFFFFFF, NULL);
809 r600_pipe_state_add_reg(rstate,
810 R_028200_PA_SC_WINDOW_OFFSET, 0x00000000,
811 0xFFFFFFFF, NULL);
812 r600_pipe_state_add_reg(rstate,
813 R_028230_PA_SC_EDGERULE, 0xAAAAAAAA,
814 0xFFFFFFFF, NULL);
815
816 r600_pipe_state_add_reg(rstate, R_028238_CB_TARGET_MASK,
817 0x00000000, target_mask, NULL);
818 r600_pipe_state_add_reg(rstate, R_02823C_CB_SHADER_MASK,
819 shader_mask, 0xFFFFFFFF, NULL);
820 r600_pipe_state_add_reg(rstate, R_028C04_PA_SC_AA_CONFIG,
821 0x00000000, 0xFFFFFFFF, NULL);
822 r600_pipe_state_add_reg(rstate, R_028C1C_PA_SC_AA_SAMPLE_LOCS_MCTX,
823 0x00000000, 0xFFFFFFFF, NULL);
824
825 free(rctx->states[R600_PIPE_STATE_FRAMEBUFFER]);
826 rctx->states[R600_PIPE_STATE_FRAMEBUFFER] = rstate;
827 r600_context_pipe_state_set(&rctx->ctx, rstate);
828 }
829
830 static void evergreen_set_constant_buffer(struct pipe_context *ctx, uint shader, uint index,
831 struct pipe_resource *buffer)
832 {
833 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
834 struct r600_resource *rbuffer = (struct r600_resource*)buffer;
835
836 /* Note that the state tracker can unbind constant buffers by
837 * passing NULL here.
838 */
839 if (buffer == NULL) {
840 return;
841 }
842
843 switch (shader) {
844 case PIPE_SHADER_VERTEX:
845 rctx->vs_const_buffer.nregs = 0;
846 r600_pipe_state_add_reg(&rctx->vs_const_buffer,
847 R_028180_ALU_CONST_BUFFER_SIZE_VS_0,
848 ALIGN_DIVUP(buffer->width0 >> 4, 16),
849 0xFFFFFFFF, NULL);
850 r600_pipe_state_add_reg(&rctx->vs_const_buffer,
851 R_028980_ALU_CONST_CACHE_VS_0,
852 (r600_bo_offset(rbuffer->bo)) >> 8, 0xFFFFFFFF, rbuffer->bo);
853 r600_context_pipe_state_set(&rctx->ctx, &rctx->vs_const_buffer);
854 break;
855 case PIPE_SHADER_FRAGMENT:
856 rctx->ps_const_buffer.nregs = 0;
857 r600_pipe_state_add_reg(&rctx->ps_const_buffer,
858 R_028140_ALU_CONST_BUFFER_SIZE_PS_0,
859 ALIGN_DIVUP(buffer->width0 >> 4, 16),
860 0xFFFFFFFF, NULL);
861 r600_pipe_state_add_reg(&rctx->ps_const_buffer,
862 R_028940_ALU_CONST_CACHE_PS_0,
863 (r600_bo_offset(rbuffer->bo)) >> 8, 0xFFFFFFFF, rbuffer->bo);
864 r600_context_pipe_state_set(&rctx->ctx, &rctx->ps_const_buffer);
865 break;
866 default:
867 R600_ERR("unsupported %d\n", shader);
868 return;
869 }
870 }
871
872 void evergreen_init_state_functions(struct r600_pipe_context *rctx)
873 {
874 rctx->context.create_blend_state = evergreen_create_blend_state;
875 rctx->context.create_depth_stencil_alpha_state = evergreen_create_dsa_state;
876 rctx->context.create_fs_state = r600_create_shader_state;
877 rctx->context.create_rasterizer_state = evergreen_create_rs_state;
878 rctx->context.create_sampler_state = evergreen_create_sampler_state;
879 rctx->context.create_sampler_view = evergreen_create_sampler_view;
880 rctx->context.create_vertex_elements_state = r600_create_vertex_elements;
881 rctx->context.create_vs_state = r600_create_shader_state;
882 rctx->context.bind_blend_state = r600_bind_blend_state;
883 rctx->context.bind_depth_stencil_alpha_state = r600_bind_state;
884 rctx->context.bind_fragment_sampler_states = evergreen_bind_ps_sampler;
885 rctx->context.bind_fs_state = r600_bind_ps_shader;
886 rctx->context.bind_rasterizer_state = r600_bind_rs_state;
887 rctx->context.bind_vertex_elements_state = r600_bind_vertex_elements;
888 rctx->context.bind_vertex_sampler_states = evergreen_bind_vs_sampler;
889 rctx->context.bind_vs_state = r600_bind_vs_shader;
890 rctx->context.delete_blend_state = r600_delete_state;
891 rctx->context.delete_depth_stencil_alpha_state = r600_delete_state;
892 rctx->context.delete_fs_state = r600_delete_ps_shader;
893 rctx->context.delete_rasterizer_state = r600_delete_rs_state;
894 rctx->context.delete_sampler_state = r600_delete_state;
895 rctx->context.delete_vertex_elements_state = r600_delete_vertex_element;
896 rctx->context.delete_vs_state = r600_delete_vs_shader;
897 rctx->context.set_blend_color = evergreen_set_blend_color;
898 rctx->context.set_clip_state = evergreen_set_clip_state;
899 rctx->context.set_constant_buffer = evergreen_set_constant_buffer;
900 rctx->context.set_fragment_sampler_views = evergreen_set_ps_sampler_view;
901 rctx->context.set_framebuffer_state = evergreen_set_framebuffer_state;
902 rctx->context.set_polygon_stipple = evergreen_set_polygon_stipple;
903 rctx->context.set_sample_mask = evergreen_set_sample_mask;
904 rctx->context.set_scissor_state = evergreen_set_scissor_state;
905 rctx->context.set_stencil_ref = evergreen_set_stencil_ref;
906 rctx->context.set_vertex_buffers = r600_set_vertex_buffers;
907 rctx->context.set_index_buffer = r600_set_index_buffer;
908 rctx->context.set_vertex_sampler_views = evergreen_set_vs_sampler_view;
909 rctx->context.set_viewport_state = evergreen_set_viewport_state;
910 rctx->context.sampler_view_destroy = r600_sampler_view_destroy;
911 }
912
913 void evergreen_init_config(struct r600_pipe_context *rctx)
914 {
915 struct r600_pipe_state *rstate = &rctx->config;
916 int ps_prio;
917 int vs_prio;
918 int gs_prio;
919 int es_prio;
920 int hs_prio, cs_prio, ls_prio;
921 int num_ps_gprs;
922 int num_vs_gprs;
923 int num_gs_gprs;
924 int num_es_gprs;
925 int num_hs_gprs;
926 int num_ls_gprs;
927 int num_temp_gprs;
928 int num_ps_threads;
929 int num_vs_threads;
930 int num_gs_threads;
931 int num_es_threads;
932 int num_hs_threads;
933 int num_ls_threads;
934 int num_ps_stack_entries;
935 int num_vs_stack_entries;
936 int num_gs_stack_entries;
937 int num_es_stack_entries;
938 int num_hs_stack_entries;
939 int num_ls_stack_entries;
940 enum radeon_family family;
941 unsigned tmp;
942
943 family = r600_get_family(rctx->radeon);
944 ps_prio = 0;
945 vs_prio = 1;
946 gs_prio = 2;
947 es_prio = 3;
948 hs_prio = 0;
949 ls_prio = 0;
950 cs_prio = 0;
951
952 switch (family) {
953 case CHIP_CEDAR:
954 default:
955 num_ps_gprs = 93;
956 num_vs_gprs = 46;
957 num_temp_gprs = 4;
958 num_gs_gprs = 31;
959 num_es_gprs = 31;
960 num_hs_gprs = 23;
961 num_ls_gprs = 23;
962 num_ps_threads = 96;
963 num_vs_threads = 16;
964 num_gs_threads = 16;
965 num_es_threads = 16;
966 num_hs_threads = 16;
967 num_ls_threads = 16;
968 num_ps_stack_entries = 42;
969 num_vs_stack_entries = 42;
970 num_gs_stack_entries = 42;
971 num_es_stack_entries = 42;
972 num_hs_stack_entries = 42;
973 num_ls_stack_entries = 42;
974 break;
975 case CHIP_REDWOOD:
976 num_ps_gprs = 93;
977 num_vs_gprs = 46;
978 num_temp_gprs = 4;
979 num_gs_gprs = 31;
980 num_es_gprs = 31;
981 num_hs_gprs = 23;
982 num_ls_gprs = 23;
983 num_ps_threads = 128;
984 num_vs_threads = 20;
985 num_gs_threads = 20;
986 num_es_threads = 20;
987 num_hs_threads = 20;
988 num_ls_threads = 20;
989 num_ps_stack_entries = 42;
990 num_vs_stack_entries = 42;
991 num_gs_stack_entries = 42;
992 num_es_stack_entries = 42;
993 num_hs_stack_entries = 42;
994 num_ls_stack_entries = 42;
995 break;
996 case CHIP_JUNIPER:
997 num_ps_gprs = 93;
998 num_vs_gprs = 46;
999 num_temp_gprs = 4;
1000 num_gs_gprs = 31;
1001 num_es_gprs = 31;
1002 num_hs_gprs = 23;
1003 num_ls_gprs = 23;
1004 num_ps_threads = 128;
1005 num_vs_threads = 20;
1006 num_gs_threads = 20;
1007 num_es_threads = 20;
1008 num_hs_threads = 20;
1009 num_ls_threads = 20;
1010 num_ps_stack_entries = 85;
1011 num_vs_stack_entries = 85;
1012 num_gs_stack_entries = 85;
1013 num_es_stack_entries = 85;
1014 num_hs_stack_entries = 85;
1015 num_ls_stack_entries = 85;
1016 break;
1017 case CHIP_CYPRESS:
1018 case CHIP_HEMLOCK:
1019 num_ps_gprs = 93;
1020 num_vs_gprs = 46;
1021 num_temp_gprs = 4;
1022 num_gs_gprs = 31;
1023 num_es_gprs = 31;
1024 num_hs_gprs = 23;
1025 num_ls_gprs = 23;
1026 num_ps_threads = 128;
1027 num_vs_threads = 20;
1028 num_gs_threads = 20;
1029 num_es_threads = 20;
1030 num_hs_threads = 20;
1031 num_ls_threads = 20;
1032 num_ps_stack_entries = 85;
1033 num_vs_stack_entries = 85;
1034 num_gs_stack_entries = 85;
1035 num_es_stack_entries = 85;
1036 num_hs_stack_entries = 85;
1037 num_ls_stack_entries = 85;
1038 break;
1039 case CHIP_PALM:
1040 num_ps_gprs = 93;
1041 num_vs_gprs = 46;
1042 num_temp_gprs = 4;
1043 num_gs_gprs = 31;
1044 num_es_gprs = 31;
1045 num_hs_gprs = 23;
1046 num_ls_gprs = 23;
1047 num_ps_threads = 96;
1048 num_vs_threads = 16;
1049 num_gs_threads = 16;
1050 num_es_threads = 16;
1051 num_hs_threads = 16;
1052 num_ls_threads = 16;
1053 num_ps_stack_entries = 42;
1054 num_vs_stack_entries = 42;
1055 num_gs_stack_entries = 42;
1056 num_es_stack_entries = 42;
1057 num_hs_stack_entries = 42;
1058 num_ls_stack_entries = 42;
1059 break;
1060 }
1061
1062 tmp = 0x00000000;
1063 switch (family) {
1064 case CHIP_CEDAR:
1065 case CHIP_PALM:
1066 break;
1067 default:
1068 tmp |= S_008C00_VC_ENABLE(1);
1069 break;
1070 }
1071 tmp |= S_008C00_EXPORT_SRC_C(1);
1072 tmp |= S_008C00_CS_PRIO(cs_prio);
1073 tmp |= S_008C00_LS_PRIO(ls_prio);
1074 tmp |= S_008C00_HS_PRIO(hs_prio);
1075 tmp |= S_008C00_PS_PRIO(ps_prio);
1076 tmp |= S_008C00_VS_PRIO(vs_prio);
1077 tmp |= S_008C00_GS_PRIO(gs_prio);
1078 tmp |= S_008C00_ES_PRIO(es_prio);
1079 r600_pipe_state_add_reg(rstate, R_008C00_SQ_CONFIG, tmp, 0xFFFFFFFF, NULL);
1080
1081 tmp = 0;
1082 tmp |= S_008C04_NUM_PS_GPRS(num_ps_gprs);
1083 tmp |= S_008C04_NUM_VS_GPRS(num_vs_gprs);
1084 tmp |= S_008C04_NUM_CLAUSE_TEMP_GPRS(num_temp_gprs);
1085 r600_pipe_state_add_reg(rstate, R_008C04_SQ_GPR_RESOURCE_MGMT_1, tmp, 0xFFFFFFFF, NULL);
1086
1087 tmp = 0;
1088 tmp |= S_008C08_NUM_GS_GPRS(num_gs_gprs);
1089 tmp |= S_008C08_NUM_ES_GPRS(num_es_gprs);
1090 r600_pipe_state_add_reg(rstate, R_008C08_SQ_GPR_RESOURCE_MGMT_2, tmp, 0xFFFFFFFF, NULL);
1091
1092 tmp = 0;
1093 tmp |= S_008C0C_NUM_HS_GPRS(num_hs_gprs);
1094 tmp |= S_008C0C_NUM_LS_GPRS(num_ls_gprs);
1095 r600_pipe_state_add_reg(rstate, R_008C0C_SQ_GPR_RESOURCE_MGMT_3, tmp, 0xFFFFFFFF, NULL);
1096
1097 tmp = 0;
1098 tmp |= S_008C18_NUM_PS_THREADS(num_ps_threads);
1099 tmp |= S_008C18_NUM_VS_THREADS(num_vs_threads);
1100 tmp |= S_008C18_NUM_GS_THREADS(num_gs_threads);
1101 tmp |= S_008C18_NUM_ES_THREADS(num_es_threads);
1102 r600_pipe_state_add_reg(rstate, R_008C18_SQ_THREAD_RESOURCE_MGMT_1, tmp, 0xFFFFFFFF, NULL);
1103
1104 tmp = 0;
1105 tmp |= S_008C1C_NUM_HS_THREADS(num_hs_threads);
1106 tmp |= S_008C1C_NUM_LS_THREADS(num_ls_threads);
1107 r600_pipe_state_add_reg(rstate, R_008C1C_SQ_THREAD_RESOURCE_MGMT_2, tmp, 0xFFFFFFFF, NULL);
1108
1109 tmp = 0;
1110 tmp |= S_008C20_NUM_PS_STACK_ENTRIES(num_ps_stack_entries);
1111 tmp |= S_008C20_NUM_VS_STACK_ENTRIES(num_vs_stack_entries);
1112 r600_pipe_state_add_reg(rstate, R_008C20_SQ_STACK_RESOURCE_MGMT_1, tmp, 0xFFFFFFFF, NULL);
1113
1114 tmp = 0;
1115 tmp |= S_008C24_NUM_GS_STACK_ENTRIES(num_gs_stack_entries);
1116 tmp |= S_008C24_NUM_ES_STACK_ENTRIES(num_es_stack_entries);
1117 r600_pipe_state_add_reg(rstate, R_008C24_SQ_STACK_RESOURCE_MGMT_2, tmp, 0xFFFFFFFF, NULL);
1118
1119 tmp = 0;
1120 tmp |= S_008C28_NUM_HS_STACK_ENTRIES(num_hs_stack_entries);
1121 tmp |= S_008C28_NUM_LS_STACK_ENTRIES(num_ls_stack_entries);
1122 r600_pipe_state_add_reg(rstate, R_008C28_SQ_STACK_RESOURCE_MGMT_3, tmp, 0xFFFFFFFF, NULL);
1123
1124 r600_pipe_state_add_reg(rstate, R_009100_SPI_CONFIG_CNTL, 0x0, 0xFFFFFFFF, NULL);
1125 r600_pipe_state_add_reg(rstate, R_00913C_SPI_CONFIG_CNTL_1, S_00913C_VTX_DONE_DELAY(4), 0xFFFFFFFF, NULL);
1126
1127 // r600_pipe_state_add_reg(rstate, R_028350_SX_MISC, 0x0, 0xFFFFFFFF, NULL);
1128
1129 // r600_pipe_state_add_reg(rstate, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, 0x0, 0xFFFFFFFF, NULL);
1130 r600_pipe_state_add_reg(rstate, R_028A48_PA_SC_MODE_CNTL_0, 0x0, 0xFFFFFFFF, NULL);
1131 r600_pipe_state_add_reg(rstate, R_028A4C_PA_SC_MODE_CNTL_1, 0x0, 0xFFFFFFFF, NULL);
1132
1133 r600_pipe_state_add_reg(rstate, R_028900_SQ_ESGS_RING_ITEMSIZE, 0x0, 0xFFFFFFFF, NULL);
1134 r600_pipe_state_add_reg(rstate, R_028904_SQ_GSVS_RING_ITEMSIZE, 0x0, 0xFFFFFFFF, NULL);
1135 r600_pipe_state_add_reg(rstate, R_028908_SQ_ESTMP_RING_ITEMSIZE, 0x0, 0xFFFFFFFF, NULL);
1136 r600_pipe_state_add_reg(rstate, R_02890C_SQ_GSTMP_RING_ITEMSIZE, 0x0, 0xFFFFFFFF, NULL);
1137 r600_pipe_state_add_reg(rstate, R_028910_SQ_VSTMP_RING_ITEMSIZE, 0x0, 0xFFFFFFFF, NULL);
1138 r600_pipe_state_add_reg(rstate, R_028914_SQ_PSTMP_RING_ITEMSIZE, 0x0, 0xFFFFFFFF, NULL);
1139
1140 r600_pipe_state_add_reg(rstate, R_02891C_SQ_GS_VERT_ITEMSIZE, 0x0, 0xFFFFFFFF, NULL);
1141 r600_pipe_state_add_reg(rstate, R_028920_SQ_GS_VERT_ITEMSIZE_1, 0x0, 0xFFFFFFFF, NULL);
1142 r600_pipe_state_add_reg(rstate, R_028924_SQ_GS_VERT_ITEMSIZE_2, 0x0, 0xFFFFFFFF, NULL);
1143 r600_pipe_state_add_reg(rstate, R_028928_SQ_GS_VERT_ITEMSIZE_3, 0x0, 0xFFFFFFFF, NULL);
1144
1145 r600_pipe_state_add_reg(rstate, R_028A10_VGT_OUTPUT_PATH_CNTL, 0x0, 0xFFFFFFFF, NULL);
1146 r600_pipe_state_add_reg(rstate, R_028A14_VGT_HOS_CNTL, 0x0, 0xFFFFFFFF, NULL);
1147 r600_pipe_state_add_reg(rstate, R_028A18_VGT_HOS_MAX_TESS_LEVEL, 0x0, 0xFFFFFFFF, NULL);
1148 r600_pipe_state_add_reg(rstate, R_028A1C_VGT_HOS_MIN_TESS_LEVEL, 0x0, 0xFFFFFFFF, NULL);
1149 r600_pipe_state_add_reg(rstate, R_028A20_VGT_HOS_REUSE_DEPTH, 0x0, 0xFFFFFFFF, NULL);
1150 r600_pipe_state_add_reg(rstate, R_028A24_VGT_GROUP_PRIM_TYPE, 0x0, 0xFFFFFFFF, NULL);
1151 r600_pipe_state_add_reg(rstate, R_028A28_VGT_GROUP_FIRST_DECR, 0x0, 0xFFFFFFFF, NULL);
1152 r600_pipe_state_add_reg(rstate, R_028A2C_VGT_GROUP_DECR, 0x0, 0xFFFFFFFF, NULL);
1153 r600_pipe_state_add_reg(rstate, R_028A30_VGT_GROUP_VECT_0_CNTL, 0x0, 0xFFFFFFFF, NULL);
1154 r600_pipe_state_add_reg(rstate, R_028A34_VGT_GROUP_VECT_1_CNTL, 0x0, 0xFFFFFFFF, NULL);
1155 r600_pipe_state_add_reg(rstate, R_028A38_VGT_GROUP_VECT_0_FMT_CNTL, 0x0, 0xFFFFFFFF, NULL);
1156 r600_pipe_state_add_reg(rstate, R_028A3C_VGT_GROUP_VECT_1_FMT_CNTL, 0x0, 0xFFFFFFFF, NULL);
1157 r600_pipe_state_add_reg(rstate, R_028A40_VGT_GS_MODE, 0x0, 0xFFFFFFFF, NULL);
1158 r600_pipe_state_add_reg(rstate, R_028B94_VGT_STRMOUT_CONFIG, 0x0, 0xFFFFFFFF, NULL);
1159 r600_pipe_state_add_reg(rstate, R_028B98_VGT_STRMOUT_BUFFER_CONFIG, 0x0, 0xFFFFFFFF, NULL);
1160 r600_pipe_state_add_reg(rstate, R_028AB4_VGT_REUSE_OFF, 0x00000000, 0xFFFFFFFF, NULL);
1161 r600_pipe_state_add_reg(rstate, R_028AB8_VGT_VTX_CNT_EN, 0x0, 0xFFFFFFFF, NULL);
1162 r600_pipe_state_add_reg(rstate, R_008A14_PA_CL_ENHANCE, (3 << 1) | 1, 0xFFFFFFFF, NULL);
1163
1164 r600_pipe_state_add_reg(rstate, R_028380_SQ_VTX_SEMANTIC_0, 0x0, 0xFFFFFFFF, NULL);
1165 r600_pipe_state_add_reg(rstate, R_028384_SQ_VTX_SEMANTIC_1, 0x0, 0xFFFFFFFF, NULL);
1166 r600_pipe_state_add_reg(rstate, R_028388_SQ_VTX_SEMANTIC_2, 0x0, 0xFFFFFFFF, NULL);
1167 r600_pipe_state_add_reg(rstate, R_02838C_SQ_VTX_SEMANTIC_3, 0x0, 0xFFFFFFFF, NULL);
1168 r600_pipe_state_add_reg(rstate, R_028390_SQ_VTX_SEMANTIC_4, 0x0, 0xFFFFFFFF, NULL);
1169 r600_pipe_state_add_reg(rstate, R_028394_SQ_VTX_SEMANTIC_5, 0x0, 0xFFFFFFFF, NULL);
1170 r600_pipe_state_add_reg(rstate, R_028398_SQ_VTX_SEMANTIC_6, 0x0, 0xFFFFFFFF, NULL);
1171 r600_pipe_state_add_reg(rstate, R_02839C_SQ_VTX_SEMANTIC_7, 0x0, 0xFFFFFFFF, NULL);
1172 r600_pipe_state_add_reg(rstate, R_0283A0_SQ_VTX_SEMANTIC_8, 0x0, 0xFFFFFFFF, NULL);
1173 r600_pipe_state_add_reg(rstate, R_0283A4_SQ_VTX_SEMANTIC_9, 0x0, 0xFFFFFFFF, NULL);
1174 r600_pipe_state_add_reg(rstate, R_0283A8_SQ_VTX_SEMANTIC_10, 0x0, 0xFFFFFFFF, NULL);
1175 r600_pipe_state_add_reg(rstate, R_0283AC_SQ_VTX_SEMANTIC_11, 0x0, 0xFFFFFFFF, NULL);
1176 r600_pipe_state_add_reg(rstate, R_0283B0_SQ_VTX_SEMANTIC_12, 0x0, 0xFFFFFFFF, NULL);
1177 r600_pipe_state_add_reg(rstate, R_0283B4_SQ_VTX_SEMANTIC_13, 0x0, 0xFFFFFFFF, NULL);
1178 r600_pipe_state_add_reg(rstate, R_0283B8_SQ_VTX_SEMANTIC_14, 0x0, 0xFFFFFFFF, NULL);
1179 r600_pipe_state_add_reg(rstate, R_0283BC_SQ_VTX_SEMANTIC_15, 0x0, 0xFFFFFFFF, NULL);
1180 r600_pipe_state_add_reg(rstate, R_0283C0_SQ_VTX_SEMANTIC_16, 0x0, 0xFFFFFFFF, NULL);
1181 r600_pipe_state_add_reg(rstate, R_0283C4_SQ_VTX_SEMANTIC_17, 0x0, 0xFFFFFFFF, NULL);
1182 r600_pipe_state_add_reg(rstate, R_0283C8_SQ_VTX_SEMANTIC_18, 0x0, 0xFFFFFFFF, NULL);
1183 r600_pipe_state_add_reg(rstate, R_0283CC_SQ_VTX_SEMANTIC_19, 0x0, 0xFFFFFFFF, NULL);
1184 r600_pipe_state_add_reg(rstate, R_0283D0_SQ_VTX_SEMANTIC_20, 0x0, 0xFFFFFFFF, NULL);
1185 r600_pipe_state_add_reg(rstate, R_0283D4_SQ_VTX_SEMANTIC_21, 0x0, 0xFFFFFFFF, NULL);
1186 r600_pipe_state_add_reg(rstate, R_0283D8_SQ_VTX_SEMANTIC_22, 0x0, 0xFFFFFFFF, NULL);
1187 r600_pipe_state_add_reg(rstate, R_0283DC_SQ_VTX_SEMANTIC_23, 0x0, 0xFFFFFFFF, NULL);
1188 r600_pipe_state_add_reg(rstate, R_0283E0_SQ_VTX_SEMANTIC_24, 0x0, 0xFFFFFFFF, NULL);
1189 r600_pipe_state_add_reg(rstate, R_0283E4_SQ_VTX_SEMANTIC_25, 0x0, 0xFFFFFFFF, NULL);
1190 r600_pipe_state_add_reg(rstate, R_0283E8_SQ_VTX_SEMANTIC_26, 0x0, 0xFFFFFFFF, NULL);
1191 r600_pipe_state_add_reg(rstate, R_0283EC_SQ_VTX_SEMANTIC_27, 0x0, 0xFFFFFFFF, NULL);
1192 r600_pipe_state_add_reg(rstate, R_0283F0_SQ_VTX_SEMANTIC_28, 0x0, 0xFFFFFFFF, NULL);
1193 r600_pipe_state_add_reg(rstate, R_0283F4_SQ_VTX_SEMANTIC_29, 0x0, 0xFFFFFFFF, NULL);
1194 r600_pipe_state_add_reg(rstate, R_0283F8_SQ_VTX_SEMANTIC_30, 0x0, 0xFFFFFFFF, NULL);
1195 r600_pipe_state_add_reg(rstate, R_0283FC_SQ_VTX_SEMANTIC_31, 0x0, 0xFFFFFFFF, NULL);
1196
1197 r600_pipe_state_add_reg(rstate, R_028810_PA_CL_CLIP_CNTL,
1198 0x0, 0xFFFFFFFF, NULL);
1199
1200 r600_context_pipe_state_set(&rctx->ctx, rstate);
1201 }
1202
1203 int r600_conv_pipe_prim(unsigned pprim, unsigned *prim);
1204 void evergreen_draw(struct pipe_context *ctx, const struct pipe_draw_info *info)
1205 {
1206 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
1207 struct r600_pipe_state *rstate;
1208 struct r600_resource *rbuffer;
1209 unsigned i, j, offset, prim;
1210 u32 vgt_dma_index_type, vgt_draw_initiator, mask;
1211 struct pipe_vertex_buffer *vertex_buffer;
1212 struct r600_draw rdraw;
1213 struct r600_pipe_state vgt;
1214 struct r600_drawl draw;
1215 boolean translate = FALSE;
1216
1217 if (rctx->vertex_elements->incompatible_layout) {
1218 r600_begin_vertex_translate(rctx);
1219 translate = TRUE;
1220 }
1221
1222 if (rctx->any_user_vbs) {
1223 r600_upload_user_buffers(rctx);
1224 rctx->any_user_vbs = FALSE;
1225 }
1226
1227 memset(&draw, 0, sizeof(struct r600_drawl));
1228 draw.ctx = ctx;
1229 draw.mode = info->mode;
1230 draw.start = info->start;
1231 draw.count = info->count;
1232 if (info->indexed && rctx->index_buffer.buffer) {
1233 draw.start += rctx->index_buffer.offset / rctx->index_buffer.index_size;
1234 draw.min_index = info->min_index;
1235 draw.max_index = info->max_index;
1236 draw.index_bias = info->index_bias;
1237
1238 r600_translate_index_buffer(rctx, &rctx->index_buffer.buffer,
1239 &rctx->index_buffer.index_size,
1240 &draw.start,
1241 info->count);
1242
1243 draw.index_size = rctx->index_buffer.index_size;
1244 pipe_resource_reference(&draw.index_buffer, rctx->index_buffer.buffer);
1245 draw.index_buffer_offset = draw.start * draw.index_size;
1246 draw.start = 0;
1247 r600_upload_index_buffer(rctx, &draw);
1248 } else {
1249 draw.index_size = 0;
1250 draw.index_buffer = NULL;
1251 draw.min_index = info->min_index;
1252 draw.max_index = info->max_index;
1253 draw.index_bias = info->start;
1254 }
1255
1256 switch (draw.index_size) {
1257 case 2:
1258 vgt_draw_initiator = 0;
1259 vgt_dma_index_type = 0;
1260 break;
1261 case 4:
1262 vgt_draw_initiator = 0;
1263 vgt_dma_index_type = 1;
1264 break;
1265 case 0:
1266 vgt_draw_initiator = 2;
1267 vgt_dma_index_type = 0;
1268 break;
1269 default:
1270 R600_ERR("unsupported index size %d\n", draw.index_size);
1271 return;
1272 }
1273 if (r600_conv_pipe_prim(draw.mode, &prim))
1274 return;
1275
1276 /* rebuild vertex shader if input format changed */
1277 if (r600_pipe_shader_update(&rctx->context, rctx->vs_shader))
1278 return;
1279 if (r600_pipe_shader_update(&rctx->context, rctx->ps_shader))
1280 return;
1281
1282 for (i = 0 ; i < rctx->vertex_elements->count; i++) {
1283 uint32_t word3, word2;
1284 uint32_t format;
1285 rstate = &rctx->vs_resource[i];
1286
1287 rstate->id = R600_PIPE_STATE_RESOURCE;
1288 rstate->nregs = 0;
1289
1290 j = rctx->vertex_elements->elements[i].vertex_buffer_index;
1291 vertex_buffer = &rctx->vertex_buffer[j];
1292 rbuffer = (struct r600_resource*)vertex_buffer->buffer;
1293 offset = rctx->vertex_elements->elements[i].src_offset +
1294 vertex_buffer->buffer_offset +
1295 r600_bo_offset(rbuffer->bo);
1296
1297 format = r600_translate_vertex_data_type(rctx->vertex_elements->hw_format[i]);
1298
1299 word2 = format | S_030008_STRIDE(vertex_buffer->stride);
1300
1301 word3 = S_03000C_DST_SEL_X(V_03000C_SQ_SEL_X) |
1302 S_03000C_DST_SEL_Y(V_03000C_SQ_SEL_Y) |
1303 S_03000C_DST_SEL_Z(V_03000C_SQ_SEL_Z) |
1304 S_03000C_DST_SEL_W(V_03000C_SQ_SEL_W);
1305
1306 r600_pipe_state_add_reg(rstate, R_030000_RESOURCE0_WORD0, offset, 0xFFFFFFFF, rbuffer->bo);
1307 r600_pipe_state_add_reg(rstate, R_030004_RESOURCE0_WORD1, rbuffer->size - offset - 1, 0xFFFFFFFF, NULL);
1308 r600_pipe_state_add_reg(rstate, R_030008_RESOURCE0_WORD2, word2, 0xFFFFFFFF, NULL);
1309 r600_pipe_state_add_reg(rstate, R_03000C_RESOURCE0_WORD3, word3, 0xFFFFFFFF, NULL);
1310 r600_pipe_state_add_reg(rstate, R_030010_RESOURCE0_WORD4, 0x00000000, 0xFFFFFFFF, NULL);
1311 r600_pipe_state_add_reg(rstate, R_030014_RESOURCE0_WORD5, 0x00000000, 0xFFFFFFFF, NULL);
1312 r600_pipe_state_add_reg(rstate, R_030018_RESOURCE0_WORD6, 0x00000000, 0xFFFFFFFF, NULL);
1313 r600_pipe_state_add_reg(rstate, R_03001C_RESOURCE0_WORD7, 0xC0000000, 0xFFFFFFFF, NULL);
1314 evergreen_fs_resource_set(&rctx->ctx, rstate, i);
1315 }
1316
1317 mask = 0;
1318 for (int i = 0; i < rctx->framebuffer.nr_cbufs; i++) {
1319 mask |= (0xF << (i * 4));
1320 }
1321
1322 vgt.id = R600_PIPE_STATE_VGT;
1323 vgt.nregs = 0;
1324 r600_pipe_state_add_reg(&vgt, R_008958_VGT_PRIMITIVE_TYPE, prim, 0xFFFFFFFF, NULL);
1325 r600_pipe_state_add_reg(&vgt, R_028408_VGT_INDX_OFFSET, draw.index_bias, 0xFFFFFFFF, NULL);
1326 r600_pipe_state_add_reg(&vgt, R_028238_CB_TARGET_MASK, rctx->cb_target_mask & mask, 0xFFFFFFFF, NULL);
1327 r600_pipe_state_add_reg(&vgt, R_028400_VGT_MAX_VTX_INDX, draw.max_index, 0xFFFFFFFF, NULL);
1328 r600_pipe_state_add_reg(&vgt, R_028404_VGT_MIN_VTX_INDX, draw.min_index, 0xFFFFFFFF, NULL);
1329 r600_pipe_state_add_reg(&vgt, R_03CFF0_SQ_VTX_BASE_VTX_LOC, 0, 0xFFFFFFFF, NULL);
1330 r600_pipe_state_add_reg(&vgt, R_03CFF4_SQ_VTX_START_INST_LOC, 0, 0xFFFFFFFF, NULL);
1331
1332 if (rctx->rasterizer && rctx->framebuffer.zsbuf) {
1333 float offset_units = rctx->rasterizer->offset_units;
1334 unsigned offset_db_fmt_cntl = 0, depth;
1335
1336 switch (rctx->framebuffer.zsbuf->texture->format) {
1337 case PIPE_FORMAT_Z24X8_UNORM:
1338 case PIPE_FORMAT_Z24_UNORM_S8_USCALED:
1339 depth = -24;
1340 offset_units *= 2.0f;
1341 break;
1342 case PIPE_FORMAT_Z32_FLOAT:
1343 depth = -23;
1344 offset_units *= 1.0f;
1345 offset_db_fmt_cntl |= S_028B78_POLY_OFFSET_DB_IS_FLOAT_FMT(1);
1346 break;
1347 case PIPE_FORMAT_Z16_UNORM:
1348 depth = -16;
1349 offset_units *= 4.0f;
1350 break;
1351 default:
1352 return;
1353 }
1354 offset_db_fmt_cntl |= S_028B78_POLY_OFFSET_NEG_NUM_DB_BITS(depth);
1355 r600_pipe_state_add_reg(&vgt,
1356 R_028B80_PA_SU_POLY_OFFSET_FRONT_SCALE,
1357 fui(rctx->rasterizer->offset_scale), 0xFFFFFFFF, NULL);
1358 r600_pipe_state_add_reg(&vgt,
1359 R_028B84_PA_SU_POLY_OFFSET_FRONT_OFFSET,
1360 fui(offset_units), 0xFFFFFFFF, NULL);
1361 r600_pipe_state_add_reg(&vgt,
1362 R_028B88_PA_SU_POLY_OFFSET_BACK_SCALE,
1363 fui(rctx->rasterizer->offset_scale), 0xFFFFFFFF, NULL);
1364 r600_pipe_state_add_reg(&vgt,
1365 R_028B8C_PA_SU_POLY_OFFSET_BACK_OFFSET,
1366 fui(offset_units), 0xFFFFFFFF, NULL);
1367 r600_pipe_state_add_reg(&vgt,
1368 R_028B78_PA_SU_POLY_OFFSET_DB_FMT_CNTL,
1369 offset_db_fmt_cntl, 0xFFFFFFFF, NULL);
1370 }
1371 r600_context_pipe_state_set(&rctx->ctx, &vgt);
1372
1373 rdraw.vgt_num_indices = draw.count;
1374 rdraw.vgt_num_instances = 1;
1375 rdraw.vgt_index_type = vgt_dma_index_type;
1376 rdraw.vgt_draw_initiator = vgt_draw_initiator;
1377 rdraw.indices = NULL;
1378 if (draw.index_buffer) {
1379 rbuffer = (struct r600_resource*)draw.index_buffer;
1380 rdraw.indices = rbuffer->bo;
1381 rdraw.indices_bo_offset = draw.index_buffer_offset;
1382 }
1383 evergreen_context_draw(&rctx->ctx, &rdraw);
1384
1385 if (translate)
1386 r600_end_vertex_translate(rctx);
1387
1388 pipe_resource_reference(&draw.index_buffer, NULL);
1389 }
1390
1391 void evergreen_pipe_shader_ps(struct pipe_context *ctx, struct r600_pipe_shader *shader)
1392 {
1393 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
1394 struct r600_pipe_state *rstate = &shader->rstate;
1395 struct r600_shader *rshader = &shader->shader;
1396 unsigned i, tmp, exports_ps, num_cout, spi_ps_in_control_0, spi_input_z, spi_ps_in_control_1;
1397 int pos_index = -1, face_index = -1;
1398 int ninterp = 0;
1399 boolean have_linear = FALSE, have_centroid = FALSE, have_perspective = FALSE;
1400 unsigned spi_baryc_cntl;
1401
1402 /* clear previous register */
1403 rstate->nregs = 0;
1404
1405 for (i = 0; i < rshader->ninput; i++) {
1406 tmp = S_028644_SEMANTIC(r600_find_vs_semantic_index(&rctx->vs_shader->shader, rshader, i));
1407 /* evergreen NUM_INTERP only contains values interpolated into the LDS,
1408 POSITION goes via GPRs from the SC so isn't counted */
1409 if (rshader->input[i].name == TGSI_SEMANTIC_POSITION)
1410 pos_index = i;
1411 else if (rshader->input[i].name == TGSI_SEMANTIC_FACE)
1412 face_index = i;
1413 else {
1414 if (rshader->input[i].interpolate == TGSI_INTERPOLATE_LINEAR ||
1415 rshader->input[i].interpolate == TGSI_INTERPOLATE_PERSPECTIVE)
1416 ninterp++;
1417 if (rshader->input[i].interpolate == TGSI_INTERPOLATE_LINEAR)
1418 have_linear = TRUE;
1419 if (rshader->input[i].interpolate == TGSI_INTERPOLATE_PERSPECTIVE)
1420 have_perspective = TRUE;
1421 if (rshader->input[i].centroid)
1422 have_centroid = TRUE;
1423 }
1424 if (rshader->input[i].name == TGSI_SEMANTIC_COLOR ||
1425 rshader->input[i].name == TGSI_SEMANTIC_BCOLOR ||
1426 rshader->input[i].name == TGSI_SEMANTIC_POSITION) {
1427 tmp |= S_028644_FLAT_SHADE(rshader->flat_shade);
1428 }
1429 if (rshader->input[i].name == TGSI_SEMANTIC_GENERIC &&
1430 rctx->sprite_coord_enable & (1 << rshader->input[i].sid)) {
1431 tmp |= S_028644_PT_SPRITE_TEX(1);
1432 }
1433 r600_pipe_state_add_reg(rstate, R_028644_SPI_PS_INPUT_CNTL_0 + i * 4, tmp, 0xFFFFFFFF, NULL);
1434 }
1435 for (i = 0; i < rshader->noutput; i++) {
1436 if (rshader->output[i].name == TGSI_SEMANTIC_POSITION)
1437 r600_pipe_state_add_reg(rstate,
1438 R_02880C_DB_SHADER_CONTROL,
1439 S_02880C_Z_EXPORT_ENABLE(1),
1440 S_02880C_Z_EXPORT_ENABLE(1), NULL);
1441 if (rshader->output[i].name == TGSI_SEMANTIC_STENCIL)
1442 r600_pipe_state_add_reg(rstate,
1443 R_02880C_DB_SHADER_CONTROL,
1444 S_02880C_STENCIL_EXPORT_ENABLE(1),
1445 S_02880C_STENCIL_EXPORT_ENABLE(1), NULL);
1446 }
1447
1448 exports_ps = 0;
1449 num_cout = 0;
1450 for (i = 0; i < rshader->noutput; i++) {
1451 if (rshader->output[i].name == TGSI_SEMANTIC_POSITION ||
1452 rshader->output[i].name == TGSI_SEMANTIC_STENCIL)
1453 exports_ps |= 1;
1454 else if (rshader->output[i].name == TGSI_SEMANTIC_COLOR) {
1455 num_cout++;
1456 }
1457 }
1458 exports_ps |= S_02884C_EXPORT_COLORS(num_cout);
1459 if (!exports_ps) {
1460 /* always at least export 1 component per pixel */
1461 exports_ps = 2;
1462 }
1463
1464 if (ninterp == 0) {
1465 ninterp = 1;
1466 have_perspective = TRUE;
1467 }
1468
1469 spi_ps_in_control_0 = S_0286CC_NUM_INTERP(ninterp) |
1470 S_0286CC_PERSP_GRADIENT_ENA(have_perspective) |
1471 S_0286CC_LINEAR_GRADIENT_ENA(have_linear);
1472 spi_input_z = 0;
1473 if (pos_index != -1) {
1474 spi_ps_in_control_0 |= S_0286CC_POSITION_ENA(1) |
1475 S_0286CC_POSITION_CENTROID(rshader->input[pos_index].centroid) |
1476 S_0286CC_POSITION_ADDR(rshader->input[pos_index].gpr);
1477 spi_input_z |= 1;
1478 }
1479
1480 spi_ps_in_control_1 = 0;
1481 if (face_index != -1) {
1482 spi_ps_in_control_1 |= S_0286D0_FRONT_FACE_ENA(1) |
1483 S_0286D0_FRONT_FACE_ADDR(rshader->input[face_index].gpr);
1484 }
1485
1486 spi_baryc_cntl = 0;
1487 if (have_perspective)
1488 spi_baryc_cntl |= S_0286E0_PERSP_CENTER_ENA(1) |
1489 S_0286E0_PERSP_CENTROID_ENA(have_centroid);
1490 if (have_linear)
1491 spi_baryc_cntl |= S_0286E0_LINEAR_CENTER_ENA(1) |
1492 S_0286E0_LINEAR_CENTROID_ENA(have_centroid);
1493
1494 r600_pipe_state_add_reg(rstate, R_0286CC_SPI_PS_IN_CONTROL_0,
1495 spi_ps_in_control_0, 0xFFFFFFFF, NULL);
1496 r600_pipe_state_add_reg(rstate, R_0286D0_SPI_PS_IN_CONTROL_1,
1497 spi_ps_in_control_1, 0xFFFFFFFF, NULL);
1498 r600_pipe_state_add_reg(rstate, R_0286E4_SPI_PS_IN_CONTROL_2,
1499 0, 0xFFFFFFFF, NULL);
1500 r600_pipe_state_add_reg(rstate, R_0286D8_SPI_INPUT_Z, spi_input_z, 0xFFFFFFFF, NULL);
1501 r600_pipe_state_add_reg(rstate,
1502 R_0286E0_SPI_BARYC_CNTL,
1503 spi_baryc_cntl,
1504 0xFFFFFFFF, NULL);
1505
1506 r600_pipe_state_add_reg(rstate,
1507 R_028840_SQ_PGM_START_PS,
1508 (r600_bo_offset(shader->bo)) >> 8, 0xFFFFFFFF, shader->bo);
1509 r600_pipe_state_add_reg(rstate,
1510 R_028844_SQ_PGM_RESOURCES_PS,
1511 S_028844_NUM_GPRS(rshader->bc.ngpr) |
1512 S_028844_PRIME_CACHE_ON_DRAW(1) |
1513 S_028844_STACK_SIZE(rshader->bc.nstack),
1514 0xFFFFFFFF, NULL);
1515 r600_pipe_state_add_reg(rstate,
1516 R_028848_SQ_PGM_RESOURCES_2_PS,
1517 0x0, 0xFFFFFFFF, NULL);
1518 r600_pipe_state_add_reg(rstate,
1519 R_02884C_SQ_PGM_EXPORTS_PS,
1520 exports_ps, 0xFFFFFFFF, NULL);
1521
1522 if (rshader->uses_kill) {
1523 /* only set some bits here, the other bits are set in the dsa state */
1524 r600_pipe_state_add_reg(rstate,
1525 R_02880C_DB_SHADER_CONTROL,
1526 S_02880C_KILL_ENABLE(1),
1527 S_02880C_KILL_ENABLE(1), NULL);
1528 }
1529
1530 r600_pipe_state_add_reg(rstate,
1531 R_03A200_SQ_LOOP_CONST_0, 0x01000FFF,
1532 0xFFFFFFFF, NULL);
1533 }
1534
1535 void evergreen_pipe_shader_vs(struct pipe_context *ctx, struct r600_pipe_shader *shader)
1536 {
1537 struct r600_pipe_state *rstate = &shader->rstate;
1538 struct r600_shader *rshader = &shader->shader;
1539 unsigned spi_vs_out_id[10];
1540 unsigned i, tmp;
1541
1542 /* clear previous register */
1543 rstate->nregs = 0;
1544
1545 /* so far never got proper semantic id from tgsi */
1546 for (i = 0; i < 10; i++) {
1547 spi_vs_out_id[i] = 0;
1548 }
1549 for (i = 0; i < 32; i++) {
1550 tmp = i << ((i & 3) * 8);
1551 spi_vs_out_id[i / 4] |= tmp;
1552 }
1553 for (i = 0; i < 10; i++) {
1554 r600_pipe_state_add_reg(rstate,
1555 R_02861C_SPI_VS_OUT_ID_0 + i * 4,
1556 spi_vs_out_id[i], 0xFFFFFFFF, NULL);
1557 }
1558
1559 r600_pipe_state_add_reg(rstate,
1560 R_0286C4_SPI_VS_OUT_CONFIG,
1561 S_0286C4_VS_EXPORT_COUNT(rshader->noutput - 2),
1562 0xFFFFFFFF, NULL);
1563 r600_pipe_state_add_reg(rstate,
1564 R_028860_SQ_PGM_RESOURCES_VS,
1565 S_028860_NUM_GPRS(rshader->bc.ngpr) |
1566 S_028860_STACK_SIZE(rshader->bc.nstack),
1567 0xFFFFFFFF, NULL);
1568 r600_pipe_state_add_reg(rstate,
1569 R_028864_SQ_PGM_RESOURCES_2_VS,
1570 0x0, 0xFFFFFFFF, NULL);
1571 r600_pipe_state_add_reg(rstate,
1572 R_0288A8_SQ_PGM_RESOURCES_FS,
1573 0x00000000, 0xFFFFFFFF, NULL);
1574 r600_pipe_state_add_reg(rstate,
1575 R_02885C_SQ_PGM_START_VS,
1576 (r600_bo_offset(shader->bo)) >> 8, 0xFFFFFFFF, shader->bo);
1577 r600_pipe_state_add_reg(rstate,
1578 R_0288A4_SQ_PGM_START_FS,
1579 (r600_bo_offset(shader->bo)) >> 8, 0xFFFFFFFF, shader->bo_fetch);
1580
1581 r600_pipe_state_add_reg(rstate,
1582 R_03A200_SQ_LOOP_CONST_0 + (32 * 4), 0x01000FFF,
1583 0xFFFFFFFF, NULL);
1584 }
1585
1586 void *evergreen_create_db_flush_dsa(struct r600_pipe_context *rctx)
1587 {
1588 struct pipe_depth_stencil_alpha_state dsa;
1589 struct r600_pipe_state *rstate;
1590
1591 memset(&dsa, 0, sizeof(dsa));
1592
1593 rstate = rctx->context.create_depth_stencil_alpha_state(&rctx->context, &dsa);
1594 r600_pipe_state_add_reg(rstate,
1595 R_02880C_DB_SHADER_CONTROL,
1596 0x0,
1597 S_02880C_DUAL_EXPORT_ENABLE(1), NULL);
1598 r600_pipe_state_add_reg(rstate,
1599 R_028000_DB_RENDER_CONTROL,
1600 S_028000_DEPTH_COPY_ENABLE(1) |
1601 S_028000_STENCIL_COPY_ENABLE(1) |
1602 S_028000_COPY_CENTROID(1),
1603 S_028000_DEPTH_COPY_ENABLE(1) |
1604 S_028000_STENCIL_COPY_ENABLE(1) |
1605 S_028000_COPY_CENTROID(1), NULL);
1606 return rstate;
1607 }