projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
gallium: Replace gl_rasterization_rules with lower_left_origin and half_pixel_center.
[mesa.git] / src / gallium / drivers / r600 / evergreen_state.c
1 /*
2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 */
23 #include "r600_formats.h"
24 #include "r600_shader.h"
25 #include "evergreend.h"
26
27 #include "pipe/p_shader_tokens.h"
28 #include "util/u_pack_color.h"
29 #include "util/u_memory.h"
30 #include "util/u_framebuffer.h"
31 #include "util/u_dual_blend.h"
32 #include "evergreen_compute.h"
33 #include "util/u_math.h"
34
35 static INLINE unsigned evergreen_array_mode(unsigned mode)
36 {
37 switch (mode) {
38 case RADEON_SURF_MODE_LINEAR_ALIGNED: return V_028C70_ARRAY_LINEAR_ALIGNED;
39 break;
40 case RADEON_SURF_MODE_1D: return V_028C70_ARRAY_1D_TILED_THIN1;
41 break;
42 case RADEON_SURF_MODE_2D: return V_028C70_ARRAY_2D_TILED_THIN1;
43 default:
44 case RADEON_SURF_MODE_LINEAR: return V_028C70_ARRAY_LINEAR_GENERAL;
45 }
46 }
47
48 static uint32_t eg_num_banks(uint32_t nbanks)
49 {
50 switch (nbanks) {
51 case 2:
52 return 0;
53 case 4:
54 return 1;
55 case 8:
56 default:
57 return 2;
58 case 16:
59 return 3;
60 }
61 }
62
63
64 static unsigned eg_tile_split(unsigned tile_split)
65 {
66 switch (tile_split) {
67 case 64: tile_split = 0; break;
68 case 128: tile_split = 1; break;
69 case 256: tile_split = 2; break;
70 case 512: tile_split = 3; break;
71 default:
72 case 1024: tile_split = 4; break;
73 case 2048: tile_split = 5; break;
74 case 4096: tile_split = 6; break;
75 }
76 return tile_split;
77 }
78
79 static unsigned eg_macro_tile_aspect(unsigned macro_tile_aspect)
80 {
81 switch (macro_tile_aspect) {
82 default:
83 case 1: macro_tile_aspect = 0; break;
84 case 2: macro_tile_aspect = 1; break;
85 case 4: macro_tile_aspect = 2; break;
86 case 8: macro_tile_aspect = 3; break;
87 }
88 return macro_tile_aspect;
89 }
90
91 static unsigned eg_bank_wh(unsigned bankwh)
92 {
93 switch (bankwh) {
94 default:
95 case 1: bankwh = 0; break;
96 case 2: bankwh = 1; break;
97 case 4: bankwh = 2; break;
98 case 8: bankwh = 3; break;
99 }
100 return bankwh;
101 }
102
103 static uint32_t r600_translate_blend_function(int blend_func)
104 {
105 switch (blend_func) {
106 case PIPE_BLEND_ADD:
107 return V_028780_COMB_DST_PLUS_SRC;
108 case PIPE_BLEND_SUBTRACT:
109 return V_028780_COMB_SRC_MINUS_DST;
110 case PIPE_BLEND_REVERSE_SUBTRACT:
111 return V_028780_COMB_DST_MINUS_SRC;
112 case PIPE_BLEND_MIN:
113 return V_028780_COMB_MIN_DST_SRC;
114 case PIPE_BLEND_MAX:
115 return V_028780_COMB_MAX_DST_SRC;
116 default:
117 R600_ERR("Unknown blend function %d\n", blend_func);
118 assert(0);
119 break;
120 }
121 return 0;
122 }
123
124 static uint32_t r600_translate_blend_factor(int blend_fact)
125 {
126 switch (blend_fact) {
127 case PIPE_BLENDFACTOR_ONE:
128 return V_028780_BLEND_ONE;
129 case PIPE_BLENDFACTOR_SRC_COLOR:
130 return V_028780_BLEND_SRC_COLOR;
131 case PIPE_BLENDFACTOR_SRC_ALPHA:
132 return V_028780_BLEND_SRC_ALPHA;
133 case PIPE_BLENDFACTOR_DST_ALPHA:
134 return V_028780_BLEND_DST_ALPHA;
135 case PIPE_BLENDFACTOR_DST_COLOR:
136 return V_028780_BLEND_DST_COLOR;
137 case PIPE_BLENDFACTOR_SRC_ALPHA_SATURATE:
138 return V_028780_BLEND_SRC_ALPHA_SATURATE;
139 case PIPE_BLENDFACTOR_CONST_COLOR:
140 return V_028780_BLEND_CONST_COLOR;
141 case PIPE_BLENDFACTOR_CONST_ALPHA:
142 return V_028780_BLEND_CONST_ALPHA;
143 case PIPE_BLENDFACTOR_ZERO:
144 return V_028780_BLEND_ZERO;
145 case PIPE_BLENDFACTOR_INV_SRC_COLOR:
146 return V_028780_BLEND_ONE_MINUS_SRC_COLOR;
147 case PIPE_BLENDFACTOR_INV_SRC_ALPHA:
148 return V_028780_BLEND_ONE_MINUS_SRC_ALPHA;
149 case PIPE_BLENDFACTOR_INV_DST_ALPHA:
150 return V_028780_BLEND_ONE_MINUS_DST_ALPHA;
151 case PIPE_BLENDFACTOR_INV_DST_COLOR:
152 return V_028780_BLEND_ONE_MINUS_DST_COLOR;
153 case PIPE_BLENDFACTOR_INV_CONST_COLOR:
154 return V_028780_BLEND_ONE_MINUS_CONST_COLOR;
155 case PIPE_BLENDFACTOR_INV_CONST_ALPHA:
156 return V_028780_BLEND_ONE_MINUS_CONST_ALPHA;
157 case PIPE_BLENDFACTOR_SRC1_COLOR:
158 return V_028780_BLEND_SRC1_COLOR;
159 case PIPE_BLENDFACTOR_SRC1_ALPHA:
160 return V_028780_BLEND_SRC1_ALPHA;
161 case PIPE_BLENDFACTOR_INV_SRC1_COLOR:
162 return V_028780_BLEND_INV_SRC1_COLOR;
163 case PIPE_BLENDFACTOR_INV_SRC1_ALPHA:
164 return V_028780_BLEND_INV_SRC1_ALPHA;
165 default:
166 R600_ERR("Bad blend factor %d not supported!\n", blend_fact);
167 assert(0);
168 break;
169 }
170 return 0;
171 }
172
173 static unsigned r600_tex_dim(unsigned dim, unsigned nr_samples)
174 {
175 switch (dim) {
176 default:
177 case PIPE_TEXTURE_1D:
178 return V_030000_SQ_TEX_DIM_1D;
179 case PIPE_TEXTURE_1D_ARRAY:
180 return V_030000_SQ_TEX_DIM_1D_ARRAY;
181 case PIPE_TEXTURE_2D:
182 case PIPE_TEXTURE_RECT:
183 return nr_samples > 1 ? V_030000_SQ_TEX_DIM_2D_MSAA :
184 V_030000_SQ_TEX_DIM_2D;
185 case PIPE_TEXTURE_2D_ARRAY:
186 return nr_samples > 1 ? V_030000_SQ_TEX_DIM_2D_ARRAY_MSAA :
187 V_030000_SQ_TEX_DIM_2D_ARRAY;
188 case PIPE_TEXTURE_3D:
189 return V_030000_SQ_TEX_DIM_3D;
190 case PIPE_TEXTURE_CUBE:
191 case PIPE_TEXTURE_CUBE_ARRAY:
192 return V_030000_SQ_TEX_DIM_CUBEMAP;
193 }
194 }
195
196 static uint32_t r600_translate_dbformat(enum pipe_format format)
197 {
198 switch (format) {
199 case PIPE_FORMAT_Z16_UNORM:
200 return V_028040_Z_16;
201 case PIPE_FORMAT_Z24X8_UNORM:
202 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
203 case PIPE_FORMAT_X8Z24_UNORM:
204 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
205 return V_028040_Z_24;
206 case PIPE_FORMAT_Z32_FLOAT:
207 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
208 return V_028040_Z_32_FLOAT;
209 default:
210 return ~0U;
211 }
212 }
213
214 static uint32_t r600_translate_colorswap(enum pipe_format format)
215 {
216 switch (format) {
217 /* 8-bit buffers. */
218 case PIPE_FORMAT_L4A4_UNORM:
219 case PIPE_FORMAT_A4R4_UNORM:
220 return V_028C70_SWAP_ALT;
221
222 case PIPE_FORMAT_A8_UNORM:
223 case PIPE_FORMAT_A8_SNORM:
224 case PIPE_FORMAT_A8_UINT:
225 case PIPE_FORMAT_A8_SINT:
226 case PIPE_FORMAT_A16_UNORM:
227 case PIPE_FORMAT_A16_SNORM:
228 case PIPE_FORMAT_A16_UINT:
229 case PIPE_FORMAT_A16_SINT:
230 case PIPE_FORMAT_A16_FLOAT:
231 case PIPE_FORMAT_A32_UINT:
232 case PIPE_FORMAT_A32_SINT:
233 case PIPE_FORMAT_A32_FLOAT:
234 case PIPE_FORMAT_R4A4_UNORM:
235 return V_028C70_SWAP_ALT_REV;
236 case PIPE_FORMAT_I8_UNORM:
237 case PIPE_FORMAT_I8_SNORM:
238 case PIPE_FORMAT_I8_UINT:
239 case PIPE_FORMAT_I8_SINT:
240 case PIPE_FORMAT_I16_UNORM:
241 case PIPE_FORMAT_I16_SNORM:
242 case PIPE_FORMAT_I16_UINT:
243 case PIPE_FORMAT_I16_SINT:
244 case PIPE_FORMAT_I16_FLOAT:
245 case PIPE_FORMAT_I32_UINT:
246 case PIPE_FORMAT_I32_SINT:
247 case PIPE_FORMAT_I32_FLOAT:
248 case PIPE_FORMAT_L8_UNORM:
249 case PIPE_FORMAT_L8_SNORM:
250 case PIPE_FORMAT_L8_UINT:
251 case PIPE_FORMAT_L8_SINT:
252 case PIPE_FORMAT_L8_SRGB:
253 case PIPE_FORMAT_L16_UNORM:
254 case PIPE_FORMAT_L16_SNORM:
255 case PIPE_FORMAT_L16_UINT:
256 case PIPE_FORMAT_L16_SINT:
257 case PIPE_FORMAT_L16_FLOAT:
258 case PIPE_FORMAT_L32_UINT:
259 case PIPE_FORMAT_L32_SINT:
260 case PIPE_FORMAT_L32_FLOAT:
261 case PIPE_FORMAT_R8_UNORM:
262 case PIPE_FORMAT_R8_SNORM:
263 case PIPE_FORMAT_R8_UINT:
264 case PIPE_FORMAT_R8_SINT:
265 return V_028C70_SWAP_STD;
266
267 /* 16-bit buffers. */
268 case PIPE_FORMAT_B5G6R5_UNORM:
269 return V_028C70_SWAP_STD_REV;
270
271 case PIPE_FORMAT_B5G5R5A1_UNORM:
272 case PIPE_FORMAT_B5G5R5X1_UNORM:
273 return V_028C70_SWAP_ALT;
274
275 case PIPE_FORMAT_B4G4R4A4_UNORM:
276 case PIPE_FORMAT_B4G4R4X4_UNORM:
277 return V_028C70_SWAP_ALT;
278
279 case PIPE_FORMAT_Z16_UNORM:
280 return V_028C70_SWAP_STD;
281
282 case PIPE_FORMAT_L8A8_UNORM:
283 case PIPE_FORMAT_L8A8_SNORM:
284 case PIPE_FORMAT_L8A8_UINT:
285 case PIPE_FORMAT_L8A8_SINT:
286 case PIPE_FORMAT_L8A8_SRGB:
287 case PIPE_FORMAT_L16A16_UNORM:
288 case PIPE_FORMAT_L16A16_SNORM:
289 case PIPE_FORMAT_L16A16_UINT:
290 case PIPE_FORMAT_L16A16_SINT:
291 case PIPE_FORMAT_L16A16_FLOAT:
292 case PIPE_FORMAT_L32A32_UINT:
293 case PIPE_FORMAT_L32A32_SINT:
294 case PIPE_FORMAT_L32A32_FLOAT:
295 case PIPE_FORMAT_R8A8_UNORM:
296 case PIPE_FORMAT_R8A8_SNORM:
297 case PIPE_FORMAT_R8A8_UINT:
298 case PIPE_FORMAT_R8A8_SINT:
299 case PIPE_FORMAT_R16A16_UNORM:
300 case PIPE_FORMAT_R16A16_SNORM:
301 case PIPE_FORMAT_R16A16_UINT:
302 case PIPE_FORMAT_R16A16_SINT:
303 case PIPE_FORMAT_R16A16_FLOAT:
304 case PIPE_FORMAT_R32A32_UINT:
305 case PIPE_FORMAT_R32A32_SINT:
306 case PIPE_FORMAT_R32A32_FLOAT:
307 return V_028C70_SWAP_ALT;
308 case PIPE_FORMAT_R8G8_UNORM:
309 case PIPE_FORMAT_R8G8_SNORM:
310 case PIPE_FORMAT_R8G8_UINT:
311 case PIPE_FORMAT_R8G8_SINT:
312 return V_028C70_SWAP_STD;
313
314 case PIPE_FORMAT_R16_UNORM:
315 case PIPE_FORMAT_R16_SNORM:
316 case PIPE_FORMAT_R16_UINT:
317 case PIPE_FORMAT_R16_SINT:
318 case PIPE_FORMAT_R16_FLOAT:
319 return V_028C70_SWAP_STD;
320
321 /* 32-bit buffers. */
322 case PIPE_FORMAT_A8B8G8R8_SRGB:
323 return V_028C70_SWAP_STD_REV;
324 case PIPE_FORMAT_B8G8R8A8_SRGB:
325 return V_028C70_SWAP_ALT;
326
327 case PIPE_FORMAT_B8G8R8A8_UNORM:
328 case PIPE_FORMAT_B8G8R8X8_UNORM:
329 return V_028C70_SWAP_ALT;
330
331 case PIPE_FORMAT_A8R8G8B8_UNORM:
332 case PIPE_FORMAT_X8R8G8B8_UNORM:
333 return V_028C70_SWAP_ALT_REV;
334 case PIPE_FORMAT_R8G8B8A8_SNORM:
335 case PIPE_FORMAT_R8G8B8A8_UNORM:
336 case PIPE_FORMAT_R8G8B8A8_SINT:
337 case PIPE_FORMAT_R8G8B8A8_UINT:
338 case PIPE_FORMAT_R8G8B8X8_UNORM:
339 case PIPE_FORMAT_R8G8B8X8_SNORM:
340 case PIPE_FORMAT_R8G8B8X8_SRGB:
341 case PIPE_FORMAT_R8G8B8X8_UINT:
342 case PIPE_FORMAT_R8G8B8X8_SINT:
343 return V_028C70_SWAP_STD;
344
345 case PIPE_FORMAT_A8B8G8R8_UNORM:
346 case PIPE_FORMAT_X8B8G8R8_UNORM:
347 /* case PIPE_FORMAT_R8SG8SB8UX8U_NORM: */
348 return V_028C70_SWAP_STD_REV;
349
350 case PIPE_FORMAT_Z24X8_UNORM:
351 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
352 return V_028C70_SWAP_STD;
353
354 case PIPE_FORMAT_X8Z24_UNORM:
355 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
356 return V_028C70_SWAP_STD_REV;
357
358 case PIPE_FORMAT_R10G10B10A2_UNORM:
359 case PIPE_FORMAT_R10G10B10X2_SNORM:
360 case PIPE_FORMAT_R10SG10SB10SA2U_NORM:
361 return V_028C70_SWAP_STD;
362
363 case PIPE_FORMAT_B10G10R10A2_UNORM:
364 case PIPE_FORMAT_B10G10R10A2_UINT:
365 case PIPE_FORMAT_B10G10R10X2_UNORM:
366 return V_028C70_SWAP_ALT;
367
368 case PIPE_FORMAT_R11G11B10_FLOAT:
369 case PIPE_FORMAT_R32_FLOAT:
370 case PIPE_FORMAT_R32_UINT:
371 case PIPE_FORMAT_R32_SINT:
372 case PIPE_FORMAT_Z32_FLOAT:
373 case PIPE_FORMAT_R16G16_FLOAT:
374 case PIPE_FORMAT_R16G16_UNORM:
375 case PIPE_FORMAT_R16G16_SNORM:
376 case PIPE_FORMAT_R16G16_UINT:
377 case PIPE_FORMAT_R16G16_SINT:
378 return V_028C70_SWAP_STD;
379
380 /* 64-bit buffers. */
381 case PIPE_FORMAT_R32G32_FLOAT:
382 case PIPE_FORMAT_R32G32_UINT:
383 case PIPE_FORMAT_R32G32_SINT:
384 case PIPE_FORMAT_R16G16B16A16_UNORM:
385 case PIPE_FORMAT_R16G16B16A16_SNORM:
386 case PIPE_FORMAT_R16G16B16A16_UINT:
387 case PIPE_FORMAT_R16G16B16A16_SINT:
388 case PIPE_FORMAT_R16G16B16A16_FLOAT:
389 case PIPE_FORMAT_R16G16B16X16_UNORM:
390 case PIPE_FORMAT_R16G16B16X16_SNORM:
391 case PIPE_FORMAT_R16G16B16X16_FLOAT:
392 case PIPE_FORMAT_R16G16B16X16_UINT:
393 case PIPE_FORMAT_R16G16B16X16_SINT:
394 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
395
396 /* 128-bit buffers. */
397 case PIPE_FORMAT_R32G32B32A32_FLOAT:
398 case PIPE_FORMAT_R32G32B32A32_SNORM:
399 case PIPE_FORMAT_R32G32B32A32_UNORM:
400 case PIPE_FORMAT_R32G32B32A32_SINT:
401 case PIPE_FORMAT_R32G32B32A32_UINT:
402 case PIPE_FORMAT_R32G32B32X32_FLOAT:
403 case PIPE_FORMAT_R32G32B32X32_UINT:
404 case PIPE_FORMAT_R32G32B32X32_SINT:
405 return V_028C70_SWAP_STD;
406 default:
407 R600_ERR("unsupported colorswap format %d\n", format);
408 return ~0U;
409 }
410 return ~0U;
411 }
412
413 static uint32_t r600_translate_colorformat(enum pipe_format format)
414 {
415 switch (format) {
416 /* 8-bit buffers. */
417 case PIPE_FORMAT_A8_UNORM:
418 case PIPE_FORMAT_A8_SNORM:
419 case PIPE_FORMAT_A8_UINT:
420 case PIPE_FORMAT_A8_SINT:
421 case PIPE_FORMAT_I8_UNORM:
422 case PIPE_FORMAT_I8_SNORM:
423 case PIPE_FORMAT_I8_UINT:
424 case PIPE_FORMAT_I8_SINT:
425 case PIPE_FORMAT_L8_UNORM:
426 case PIPE_FORMAT_L8_SNORM:
427 case PIPE_FORMAT_L8_UINT:
428 case PIPE_FORMAT_L8_SINT:
429 case PIPE_FORMAT_L8_SRGB:
430 case PIPE_FORMAT_R8_UNORM:
431 case PIPE_FORMAT_R8_SNORM:
432 case PIPE_FORMAT_R8_UINT:
433 case PIPE_FORMAT_R8_SINT:
434 return V_028C70_COLOR_8;
435
436 /* 16-bit buffers. */
437 case PIPE_FORMAT_B5G6R5_UNORM:
438 return V_028C70_COLOR_5_6_5;
439
440 case PIPE_FORMAT_B5G5R5A1_UNORM:
441 case PIPE_FORMAT_B5G5R5X1_UNORM:
442 return V_028C70_COLOR_1_5_5_5;
443
444 case PIPE_FORMAT_B4G4R4A4_UNORM:
445 case PIPE_FORMAT_B4G4R4X4_UNORM:
446 return V_028C70_COLOR_4_4_4_4;
447
448 case PIPE_FORMAT_Z16_UNORM:
449 return V_028C70_COLOR_16;
450
451 case PIPE_FORMAT_L8A8_UNORM:
452 case PIPE_FORMAT_L8A8_SNORM:
453 case PIPE_FORMAT_L8A8_UINT:
454 case PIPE_FORMAT_L8A8_SINT:
455 case PIPE_FORMAT_L8A8_SRGB:
456 case PIPE_FORMAT_R8G8_UNORM:
457 case PIPE_FORMAT_R8G8_SNORM:
458 case PIPE_FORMAT_R8G8_UINT:
459 case PIPE_FORMAT_R8G8_SINT:
460 case PIPE_FORMAT_R8A8_UNORM:
461 case PIPE_FORMAT_R8A8_SNORM:
462 case PIPE_FORMAT_R8A8_UINT:
463 case PIPE_FORMAT_R8A8_SINT:
464 return V_028C70_COLOR_8_8;
465
466 case PIPE_FORMAT_R16_UNORM:
467 case PIPE_FORMAT_R16_SNORM:
468 case PIPE_FORMAT_R16_UINT:
469 case PIPE_FORMAT_R16_SINT:
470 case PIPE_FORMAT_A16_UNORM:
471 case PIPE_FORMAT_A16_SNORM:
472 case PIPE_FORMAT_A16_UINT:
473 case PIPE_FORMAT_A16_SINT:
474 case PIPE_FORMAT_L16_UNORM:
475 case PIPE_FORMAT_L16_SNORM:
476 case PIPE_FORMAT_L16_UINT:
477 case PIPE_FORMAT_L16_SINT:
478 case PIPE_FORMAT_I16_UNORM:
479 case PIPE_FORMAT_I16_SNORM:
480 case PIPE_FORMAT_I16_UINT:
481 case PIPE_FORMAT_I16_SINT:
482 return V_028C70_COLOR_16;
483
484 case PIPE_FORMAT_R16_FLOAT:
485 case PIPE_FORMAT_A16_FLOAT:
486 case PIPE_FORMAT_L16_FLOAT:
487 case PIPE_FORMAT_I16_FLOAT:
488 return V_028C70_COLOR_16_FLOAT;
489
490 /* 32-bit buffers. */
491 case PIPE_FORMAT_A8B8G8R8_SRGB:
492 case PIPE_FORMAT_A8B8G8R8_UNORM:
493 case PIPE_FORMAT_A8R8G8B8_UNORM:
494 case PIPE_FORMAT_B8G8R8A8_SRGB:
495 case PIPE_FORMAT_B8G8R8A8_UNORM:
496 case PIPE_FORMAT_B8G8R8X8_UNORM:
497 case PIPE_FORMAT_R8G8B8A8_SNORM:
498 case PIPE_FORMAT_R8G8B8A8_UNORM:
499 case PIPE_FORMAT_R8G8B8X8_UNORM:
500 case PIPE_FORMAT_R8G8B8X8_SNORM:
501 case PIPE_FORMAT_R8G8B8X8_SRGB:
502 case PIPE_FORMAT_R8G8B8X8_UINT:
503 case PIPE_FORMAT_R8G8B8X8_SINT:
504 case PIPE_FORMAT_R8SG8SB8UX8U_NORM:
505 case PIPE_FORMAT_X8B8G8R8_UNORM:
506 case PIPE_FORMAT_X8R8G8B8_UNORM:
507 case PIPE_FORMAT_R8G8B8_UNORM:
508 case PIPE_FORMAT_R8G8B8A8_SINT:
509 case PIPE_FORMAT_R8G8B8A8_UINT:
510 return V_028C70_COLOR_8_8_8_8;
511
512 case PIPE_FORMAT_R10G10B10A2_UNORM:
513 case PIPE_FORMAT_R10G10B10X2_SNORM:
514 case PIPE_FORMAT_B10G10R10A2_UNORM:
515 case PIPE_FORMAT_B10G10R10A2_UINT:
516 case PIPE_FORMAT_B10G10R10X2_UNORM:
517 case PIPE_FORMAT_R10SG10SB10SA2U_NORM:
518 return V_028C70_COLOR_2_10_10_10;
519
520 case PIPE_FORMAT_Z24X8_UNORM:
521 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
522 return V_028C70_COLOR_8_24;
523
524 case PIPE_FORMAT_X8Z24_UNORM:
525 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
526 return V_028C70_COLOR_24_8;
527
528 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
529 return V_028C70_COLOR_X24_8_32_FLOAT;
530
531 case PIPE_FORMAT_R32_UINT:
532 case PIPE_FORMAT_R32_SINT:
533 case PIPE_FORMAT_A32_UINT:
534 case PIPE_FORMAT_A32_SINT:
535 case PIPE_FORMAT_L32_UINT:
536 case PIPE_FORMAT_L32_SINT:
537 case PIPE_FORMAT_I32_UINT:
538 case PIPE_FORMAT_I32_SINT:
539 return V_028C70_COLOR_32;
540
541 case PIPE_FORMAT_R32_FLOAT:
542 case PIPE_FORMAT_A32_FLOAT:
543 case PIPE_FORMAT_L32_FLOAT:
544 case PIPE_FORMAT_I32_FLOAT:
545 case PIPE_FORMAT_Z32_FLOAT:
546 return V_028C70_COLOR_32_FLOAT;
547
548 case PIPE_FORMAT_R16G16_FLOAT:
549 case PIPE_FORMAT_L16A16_FLOAT:
550 case PIPE_FORMAT_R16A16_FLOAT:
551 return V_028C70_COLOR_16_16_FLOAT;
552
553 case PIPE_FORMAT_R16G16_UNORM:
554 case PIPE_FORMAT_R16G16_SNORM:
555 case PIPE_FORMAT_R16G16_UINT:
556 case PIPE_FORMAT_R16G16_SINT:
557 case PIPE_FORMAT_L16A16_UNORM:
558 case PIPE_FORMAT_L16A16_SNORM:
559 case PIPE_FORMAT_L16A16_UINT:
560 case PIPE_FORMAT_L16A16_SINT:
561 case PIPE_FORMAT_R16A16_UNORM:
562 case PIPE_FORMAT_R16A16_SNORM:
563 case PIPE_FORMAT_R16A16_UINT:
564 case PIPE_FORMAT_R16A16_SINT:
565 return V_028C70_COLOR_16_16;
566
567 case PIPE_FORMAT_R11G11B10_FLOAT:
568 return V_028C70_COLOR_10_11_11_FLOAT;
569
570 /* 64-bit buffers. */
571 case PIPE_FORMAT_R16G16B16A16_UINT:
572 case PIPE_FORMAT_R16G16B16A16_SINT:
573 case PIPE_FORMAT_R16G16B16A16_UNORM:
574 case PIPE_FORMAT_R16G16B16A16_SNORM:
575 case PIPE_FORMAT_R16G16B16X16_UNORM:
576 case PIPE_FORMAT_R16G16B16X16_SNORM:
577 case PIPE_FORMAT_R16G16B16X16_UINT:
578 case PIPE_FORMAT_R16G16B16X16_SINT:
579 return V_028C70_COLOR_16_16_16_16;
580
581 case PIPE_FORMAT_R16G16B16A16_FLOAT:
582 case PIPE_FORMAT_R16G16B16X16_FLOAT:
583 return V_028C70_COLOR_16_16_16_16_FLOAT;
584
585 case PIPE_FORMAT_R32G32_FLOAT:
586 case PIPE_FORMAT_L32A32_FLOAT:
587 case PIPE_FORMAT_R32A32_FLOAT:
588 return V_028C70_COLOR_32_32_FLOAT;
589
590 case PIPE_FORMAT_R32G32_SINT:
591 case PIPE_FORMAT_R32G32_UINT:
592 case PIPE_FORMAT_L32A32_UINT:
593 case PIPE_FORMAT_L32A32_SINT:
594 return V_028C70_COLOR_32_32;
595
596 /* 128-bit buffers. */
597 case PIPE_FORMAT_R32G32B32A32_SNORM:
598 case PIPE_FORMAT_R32G32B32A32_UNORM:
599 case PIPE_FORMAT_R32G32B32A32_SINT:
600 case PIPE_FORMAT_R32G32B32A32_UINT:
601 case PIPE_FORMAT_R32G32B32X32_UINT:
602 case PIPE_FORMAT_R32G32B32X32_SINT:
603 return V_028C70_COLOR_32_32_32_32;
604 case PIPE_FORMAT_R32G32B32A32_FLOAT:
605 case PIPE_FORMAT_R32G32B32X32_FLOAT:
606 return V_028C70_COLOR_32_32_32_32_FLOAT;
607
608 /* YUV buffers. */
609 case PIPE_FORMAT_UYVY:
610 case PIPE_FORMAT_YUYV:
611 default:
612 return ~0U; /* Unsupported. */
613 }
614 }
615
616 static uint32_t r600_colorformat_endian_swap(uint32_t colorformat)
617 {
618 if (R600_BIG_ENDIAN) {
619 switch(colorformat) {
620
621 /* 8-bit buffers. */
622 case V_028C70_COLOR_8:
623 return ENDIAN_NONE;
624
625 /* 16-bit buffers. */
626 case V_028C70_COLOR_5_6_5:
627 case V_028C70_COLOR_1_5_5_5:
628 case V_028C70_COLOR_4_4_4_4:
629 case V_028C70_COLOR_16:
630 case V_028C70_COLOR_8_8:
631 return ENDIAN_8IN16;
632
633 /* 32-bit buffers. */
634 case V_028C70_COLOR_8_8_8_8:
635 case V_028C70_COLOR_2_10_10_10:
636 case V_028C70_COLOR_8_24:
637 case V_028C70_COLOR_24_8:
638 case V_028C70_COLOR_32_FLOAT:
639 case V_028C70_COLOR_16_16_FLOAT:
640 case V_028C70_COLOR_16_16:
641 return ENDIAN_8IN32;
642
643 /* 64-bit buffers. */
644 case V_028C70_COLOR_16_16_16_16:
645 case V_028C70_COLOR_16_16_16_16_FLOAT:
646 return ENDIAN_8IN16;
647
648 case V_028C70_COLOR_32_32_FLOAT:
649 case V_028C70_COLOR_32_32:
650 case V_028C70_COLOR_X24_8_32_FLOAT:
651 return ENDIAN_8IN32;
652
653 /* 96-bit buffers. */
654 case V_028C70_COLOR_32_32_32_FLOAT:
655 /* 128-bit buffers. */
656 case V_028C70_COLOR_32_32_32_32_FLOAT:
657 case V_028C70_COLOR_32_32_32_32:
658 return ENDIAN_8IN32;
659 default:
660 return ENDIAN_NONE; /* Unsupported. */
661 }
662 } else {
663 return ENDIAN_NONE;
664 }
665 }
666
667 static bool r600_is_sampler_format_supported(struct pipe_screen *screen, enum pipe_format format)
668 {
669 return r600_translate_texformat(screen, format, NULL, NULL, NULL) != ~0U;
670 }
671
672 static bool r600_is_colorbuffer_format_supported(enum pipe_format format)
673 {
674 return r600_translate_colorformat(format) != ~0U &&
675 r600_translate_colorswap(format) != ~0U;
676 }
677
678 static bool r600_is_zs_format_supported(enum pipe_format format)
679 {
680 return r600_translate_dbformat(format) != ~0U;
681 }
682
683 boolean evergreen_is_format_supported(struct pipe_screen *screen,
684 enum pipe_format format,
685 enum pipe_texture_target target,
686 unsigned sample_count,
687 unsigned usage)
688 {
689 struct r600_screen *rscreen = (struct r600_screen*)screen;
690 unsigned retval = 0;
691
692 if (target >= PIPE_MAX_TEXTURE_TYPES) {
693 R600_ERR("r600: unsupported texture type %d\n", target);
694 return FALSE;
695 }
696
697 if (!util_format_is_supported(format, usage))
698 return FALSE;
699
700 if (sample_count > 1) {
701 if (!rscreen->has_msaa)
702 return FALSE;
703
704 switch (sample_count) {
705 case 2:
706 case 4:
707 case 8:
708 break;
709 default:
710 return FALSE;
711 }
712 }
713
714 if ((usage & PIPE_BIND_SAMPLER_VIEW) &&
715 r600_is_sampler_format_supported(screen, format)) {
716 retval |= PIPE_BIND_SAMPLER_VIEW;
717 }
718
719 if ((usage & (PIPE_BIND_RENDER_TARGET |
720 PIPE_BIND_DISPLAY_TARGET |
721 PIPE_BIND_SCANOUT |
722 PIPE_BIND_SHARED)) &&
723 r600_is_colorbuffer_format_supported(format)) {
724 retval |= usage &
725 (PIPE_BIND_RENDER_TARGET |
726 PIPE_BIND_DISPLAY_TARGET |
727 PIPE_BIND_SCANOUT |
728 PIPE_BIND_SHARED);
729 }
730
731 if ((usage & PIPE_BIND_DEPTH_STENCIL) &&
732 r600_is_zs_format_supported(format)) {
733 retval |= PIPE_BIND_DEPTH_STENCIL;
734 }
735
736 if ((usage & PIPE_BIND_VERTEX_BUFFER) &&
737 r600_is_vertex_format_supported(format)) {
738 retval |= PIPE_BIND_VERTEX_BUFFER;
739 }
740
741 if (usage & PIPE_BIND_TRANSFER_READ)
742 retval |= PIPE_BIND_TRANSFER_READ;
743 if (usage & PIPE_BIND_TRANSFER_WRITE)
744 retval |= PIPE_BIND_TRANSFER_WRITE;
745
746 return retval == usage;
747 }
748
749 static void *evergreen_create_blend_state_mode(struct pipe_context *ctx,
750 const struct pipe_blend_state *state, int mode)
751 {
752 uint32_t color_control = 0, target_mask = 0;
753 struct r600_blend_state *blend = CALLOC_STRUCT(r600_blend_state);
754
755 if (!blend) {
756 return NULL;
757 }
758
759 r600_init_command_buffer(&blend->buffer, 20);
760 r600_init_command_buffer(&blend->buffer_no_blend, 20);
761
762 if (state->logicop_enable) {
763 color_control |= (state->logicop_func << 16) | (state->logicop_func << 20);
764 } else {
765 color_control |= (0xcc << 16);
766 }
767 /* we pretend 8 buffer are used, CB_SHADER_MASK will disable unused one */
768 if (state->independent_blend_enable) {
769 for (int i = 0; i < 8; i++) {
770 target_mask |= (state->rt[i].colormask << (4 * i));
771 }
772 } else {
773 for (int i = 0; i < 8; i++) {
774 target_mask |= (state->rt[0].colormask << (4 * i));
775 }
776 }
777
778 /* only have dual source on MRT0 */
779 blend->dual_src_blend = util_blend_state_is_dual(state, 0);
780 blend->cb_target_mask = target_mask;
781 blend->alpha_to_one = state->alpha_to_one;
782
783 if (target_mask)
784 color_control |= S_028808_MODE(mode);
785 else
786 color_control |= S_028808_MODE(V_028808_CB_DISABLE);
787
788
789 r600_store_context_reg(&blend->buffer, R_028808_CB_COLOR_CONTROL, color_control);
790 r600_store_context_reg(&blend->buffer, R_028B70_DB_ALPHA_TO_MASK,
791 S_028B70_ALPHA_TO_MASK_ENABLE(state->alpha_to_coverage) |
792 S_028B70_ALPHA_TO_MASK_OFFSET0(2) |
793 S_028B70_ALPHA_TO_MASK_OFFSET1(2) |
794 S_028B70_ALPHA_TO_MASK_OFFSET2(2) |
795 S_028B70_ALPHA_TO_MASK_OFFSET3(2));
796 r600_store_context_reg_seq(&blend->buffer, R_028780_CB_BLEND0_CONTROL, 8);
797
798 /* Copy over the dwords set so far into buffer_no_blend.
799 * Only the CB_BLENDi_CONTROL registers must be set after this. */
800 memcpy(blend->buffer_no_blend.buf, blend->buffer.buf, blend->buffer.num_dw * 4);
801 blend->buffer_no_blend.num_dw = blend->buffer.num_dw;
802
803 for (int i = 0; i < 8; i++) {
804 /* state->rt entries > 0 only written if independent blending */
805 const int j = state->independent_blend_enable ? i : 0;
806
807 unsigned eqRGB = state->rt[j].rgb_func;
808 unsigned srcRGB = state->rt[j].rgb_src_factor;
809 unsigned dstRGB = state->rt[j].rgb_dst_factor;
810 unsigned eqA = state->rt[j].alpha_func;
811 unsigned srcA = state->rt[j].alpha_src_factor;
812 unsigned dstA = state->rt[j].alpha_dst_factor;
813 uint32_t bc = 0;
814
815 r600_store_value(&blend->buffer_no_blend, 0);
816
817 if (!state->rt[j].blend_enable) {
818 r600_store_value(&blend->buffer, 0);
819 continue;
820 }
821
822 bc |= S_028780_BLEND_CONTROL_ENABLE(1);
823 bc |= S_028780_COLOR_COMB_FCN(r600_translate_blend_function(eqRGB));
824 bc |= S_028780_COLOR_SRCBLEND(r600_translate_blend_factor(srcRGB));
825 bc |= S_028780_COLOR_DESTBLEND(r600_translate_blend_factor(dstRGB));
826
827 if (srcA != srcRGB || dstA != dstRGB || eqA != eqRGB) {
828 bc |= S_028780_SEPARATE_ALPHA_BLEND(1);
829 bc |= S_028780_ALPHA_COMB_FCN(r600_translate_blend_function(eqA));
830 bc |= S_028780_ALPHA_SRCBLEND(r600_translate_blend_factor(srcA));
831 bc |= S_028780_ALPHA_DESTBLEND(r600_translate_blend_factor(dstA));
832 }
833 r600_store_value(&blend->buffer, bc);
834 }
835 return blend;
836 }
837
838 static void *evergreen_create_blend_state(struct pipe_context *ctx,
839 const struct pipe_blend_state *state)
840 {
841
842 return evergreen_create_blend_state_mode(ctx, state, V_028808_CB_NORMAL);
843 }
844
845 static void *evergreen_create_dsa_state(struct pipe_context *ctx,
846 const struct pipe_depth_stencil_alpha_state *state)
847 {
848 unsigned db_depth_control, alpha_test_control, alpha_ref;
849 struct r600_dsa_state *dsa = CALLOC_STRUCT(r600_dsa_state);
850
851 if (dsa == NULL) {
852 return NULL;
853 }
854
855 r600_init_command_buffer(&dsa->buffer, 3);
856
857 dsa->valuemask[0] = state->stencil[0].valuemask;
858 dsa->valuemask[1] = state->stencil[1].valuemask;
859 dsa->writemask[0] = state->stencil[0].writemask;
860 dsa->writemask[1] = state->stencil[1].writemask;
861 dsa->zwritemask = state->depth.writemask;
862
863 db_depth_control = S_028800_Z_ENABLE(state->depth.enabled) |
864 S_028800_Z_WRITE_ENABLE(state->depth.writemask) |
865 S_028800_ZFUNC(state->depth.func);
866
867 /* stencil */
868 if (state->stencil[0].enabled) {
869 db_depth_control |= S_028800_STENCIL_ENABLE(1);
870 db_depth_control |= S_028800_STENCILFUNC(state->stencil[0].func); /* translates straight */
871 db_depth_control |= S_028800_STENCILFAIL(r600_translate_stencil_op(state->stencil[0].fail_op));
872 db_depth_control |= S_028800_STENCILZPASS(r600_translate_stencil_op(state->stencil[0].zpass_op));
873 db_depth_control |= S_028800_STENCILZFAIL(r600_translate_stencil_op(state->stencil[0].zfail_op));
874
875 if (state->stencil[1].enabled) {
876 db_depth_control |= S_028800_BACKFACE_ENABLE(1);
877 db_depth_control |= S_028800_STENCILFUNC_BF(state->stencil[1].func); /* translates straight */
878 db_depth_control |= S_028800_STENCILFAIL_BF(r600_translate_stencil_op(state->stencil[1].fail_op));
879 db_depth_control |= S_028800_STENCILZPASS_BF(r600_translate_stencil_op(state->stencil[1].zpass_op));
880 db_depth_control |= S_028800_STENCILZFAIL_BF(r600_translate_stencil_op(state->stencil[1].zfail_op));
881 }
882 }
883
884 /* alpha */
885 alpha_test_control = 0;
886 alpha_ref = 0;
887 if (state->alpha.enabled) {
888 alpha_test_control = S_028410_ALPHA_FUNC(state->alpha.func);
889 alpha_test_control |= S_028410_ALPHA_TEST_ENABLE(1);
890 alpha_ref = fui(state->alpha.ref_value);
891 }
892 dsa->sx_alpha_test_control = alpha_test_control & 0xff;
893 dsa->alpha_ref = alpha_ref;
894
895 /* misc */
896 r600_store_context_reg(&dsa->buffer, R_028800_DB_DEPTH_CONTROL, db_depth_control);
897 return dsa;
898 }
899
900 static void *evergreen_create_rs_state(struct pipe_context *ctx,
901 const struct pipe_rasterizer_state *state)
902 {
903 struct r600_context *rctx = (struct r600_context *)ctx;
904 unsigned tmp, spi_interp;
905 float psize_min, psize_max;
906 struct r600_rasterizer_state *rs = CALLOC_STRUCT(r600_rasterizer_state);
907
908 if (rs == NULL) {
909 return NULL;
910 }
911
912 r600_init_command_buffer(&rs->buffer, 30);
913
914 rs->flatshade = state->flatshade;
915 rs->sprite_coord_enable = state->sprite_coord_enable;
916 rs->two_side = state->light_twoside;
917 rs->clip_plane_enable = state->clip_plane_enable;
918 rs->pa_sc_line_stipple = state->line_stipple_enable ?
919 S_028A0C_LINE_PATTERN(state->line_stipple_pattern) |
920 S_028A0C_REPEAT_COUNT(state->line_stipple_factor) : 0;
921 rs->pa_cl_clip_cntl =
922 S_028810_PS_UCP_MODE(3) |
923 S_028810_ZCLIP_NEAR_DISABLE(!state->depth_clip) |
924 S_028810_ZCLIP_FAR_DISABLE(!state->depth_clip) |
925 S_028810_DX_LINEAR_ATTR_CLIP_ENA(1);
926 rs->multisample_enable = state->multisample;
927
928 /* offset */
929 rs->offset_units = state->offset_units;
930 rs->offset_scale = state->offset_scale * 12.0f;
931 rs->offset_enable = state->offset_point || state->offset_line || state->offset_tri;
932
933 if (state->point_size_per_vertex) {
934 psize_min = util_get_min_point_size(state);
935 psize_max = 8192;
936 } else {
937 /* Force the point size to be as if the vertex output was disabled. */
938 psize_min = state->point_size;
939 psize_max = state->point_size;
940 }
941
942 spi_interp = S_0286D4_FLAT_SHADE_ENA(1);
943 if (state->sprite_coord_enable) {
944 spi_interp |= S_0286D4_PNT_SPRITE_ENA(1) |
945 S_0286D4_PNT_SPRITE_OVRD_X(2) |
946 S_0286D4_PNT_SPRITE_OVRD_Y(3) |
947 S_0286D4_PNT_SPRITE_OVRD_Z(0) |
948 S_0286D4_PNT_SPRITE_OVRD_W(1);
949 if (state->sprite_coord_mode != PIPE_SPRITE_COORD_UPPER_LEFT) {
950 spi_interp |= S_0286D4_PNT_SPRITE_TOP_1(1);
951 }
952 }
953
954 r600_store_context_reg_seq(&rs->buffer, R_028A00_PA_SU_POINT_SIZE, 3);
955 /* point size 12.4 fixed point (divide by two, because 0.5 = 1 pixel) */
956 tmp = r600_pack_float_12p4(state->point_size/2);
957 r600_store_value(&rs->buffer, /* R_028A00_PA_SU_POINT_SIZE */
958 S_028A00_HEIGHT(tmp) | S_028A00_WIDTH(tmp));
959 r600_store_value(&rs->buffer, /* R_028A04_PA_SU_POINT_MINMAX */
960 S_028A04_MIN_SIZE(r600_pack_float_12p4(psize_min/2)) |
961 S_028A04_MAX_SIZE(r600_pack_float_12p4(psize_max/2)));
962 r600_store_value(&rs->buffer, /* R_028A08_PA_SU_LINE_CNTL */
963 S_028A08_WIDTH((unsigned)(state->line_width * 8)));
964
965 r600_store_context_reg(&rs->buffer, R_0286D4_SPI_INTERP_CONTROL_0, spi_interp);
966 r600_store_context_reg(&rs->buffer, R_028A48_PA_SC_MODE_CNTL_0,
967 S_028A48_MSAA_ENABLE(state->multisample) |
968 S_028A48_VPORT_SCISSOR_ENABLE(state->scissor) |
969 S_028A48_LINE_STIPPLE_ENABLE(state->line_stipple_enable));
970
971 if (rctx->chip_class == CAYMAN) {
972 r600_store_context_reg(&rs->buffer, CM_R_028BE4_PA_SU_VTX_CNTL,
973 S_028C08_PIX_CENTER_HALF(state->half_pixel_center) |
974 S_028C08_QUANT_MODE(V_028C08_X_1_256TH));
975 } else {
976 r600_store_context_reg(&rs->buffer, R_028C08_PA_SU_VTX_CNTL,
977 S_028C08_PIX_CENTER_HALF(state->half_pixel_center) |
978 S_028C08_QUANT_MODE(V_028C08_X_1_256TH));
979 }
980
981 r600_store_context_reg(&rs->buffer, R_028B7C_PA_SU_POLY_OFFSET_CLAMP, fui(state->offset_clamp));
982 r600_store_context_reg(&rs->buffer, R_028814_PA_SU_SC_MODE_CNTL,
983 S_028814_PROVOKING_VTX_LAST(!state->flatshade_first) |
984 S_028814_CULL_FRONT((state->cull_face & PIPE_FACE_FRONT) ? 1 : 0) |
985 S_028814_CULL_BACK((state->cull_face & PIPE_FACE_BACK) ? 1 : 0) |
986 S_028814_FACE(!state->front_ccw) |
987 S_028814_POLY_OFFSET_FRONT_ENABLE(state->offset_tri) |
988 S_028814_POLY_OFFSET_BACK_ENABLE(state->offset_tri) |
989 S_028814_POLY_OFFSET_PARA_ENABLE(state->offset_tri) |
990 S_028814_POLY_MODE(state->fill_front != PIPE_POLYGON_MODE_FILL ||
991 state->fill_back != PIPE_POLYGON_MODE_FILL) |
992 S_028814_POLYMODE_FRONT_PTYPE(r600_translate_fill(state->fill_front)) |
993 S_028814_POLYMODE_BACK_PTYPE(r600_translate_fill(state->fill_back)));
994 r600_store_context_reg(&rs->buffer, R_028350_SX_MISC, S_028350_MULTIPASS(state->rasterizer_discard));
995 return rs;
996 }
997
998 static void *evergreen_create_sampler_state(struct pipe_context *ctx,
999 const struct pipe_sampler_state *state)
1000 {
1001 struct r600_pipe_sampler_state *ss = CALLOC_STRUCT(r600_pipe_sampler_state);
1002 unsigned aniso_flag_offset = state->max_anisotropy > 1 ? 2 : 0;
1003
1004 if (ss == NULL) {
1005 return NULL;
1006 }
1007
1008 ss->border_color_use = sampler_state_needs_border_color(state);
1009
1010 /* R_03C000_SQ_TEX_SAMPLER_WORD0_0 */
1011 ss->tex_sampler_words[0] =
1012 S_03C000_CLAMP_X(r600_tex_wrap(state->wrap_s)) |
1013 S_03C000_CLAMP_Y(r600_tex_wrap(state->wrap_t)) |
1014 S_03C000_CLAMP_Z(r600_tex_wrap(state->wrap_r)) |
1015 S_03C000_XY_MAG_FILTER(r600_tex_filter(state->mag_img_filter) | aniso_flag_offset) |
1016 S_03C000_XY_MIN_FILTER(r600_tex_filter(state->min_img_filter) | aniso_flag_offset) |
1017 S_03C000_MIP_FILTER(r600_tex_mipfilter(state->min_mip_filter)) |
1018 S_03C000_MAX_ANISO(r600_tex_aniso_filter(state->max_anisotropy)) |
1019 S_03C000_DEPTH_COMPARE_FUNCTION(r600_tex_compare(state->compare_func)) |
1020 S_03C000_BORDER_COLOR_TYPE(ss->border_color_use ? V_03C000_SQ_TEX_BORDER_COLOR_REGISTER : 0);
1021 /* R_03C004_SQ_TEX_SAMPLER_WORD1_0 */
1022 ss->tex_sampler_words[1] =
1023 S_03C004_MIN_LOD(S_FIXED(CLAMP(state->min_lod, 0, 15), 8)) |
1024 S_03C004_MAX_LOD(S_FIXED(CLAMP(state->max_lod, 0, 15), 8));
1025 /* R_03C008_SQ_TEX_SAMPLER_WORD2_0 */
1026 ss->tex_sampler_words[2] =
1027 S_03C008_LOD_BIAS(S_FIXED(CLAMP(state->lod_bias, -16, 16), 8)) |
1028 (state->seamless_cube_map ? 0 : S_03C008_DISABLE_CUBE_WRAP(1)) |
1029 S_03C008_TYPE(1);
1030
1031 if (ss->border_color_use) {
1032 memcpy(&ss->border_color, &state->border_color, sizeof(state->border_color));
1033 }
1034 return ss;
1035 }
1036
1037 static struct pipe_sampler_view *
1038 texture_buffer_sampler_view(struct r600_pipe_sampler_view *view,
1039 unsigned width0, unsigned height0)
1040
1041 {
1042 struct pipe_context *ctx = view->base.context;
1043 struct r600_texture *tmp = (struct r600_texture*)view->base.texture;
1044 uint64_t va;
1045 int stride = util_format_get_blocksize(view->base.format);
1046 unsigned format, num_format, format_comp, endian;
1047 unsigned swizzle_res;
1048 unsigned char swizzle[4];
1049 const struct util_format_description *desc;
1050 unsigned offset = view->base.u.buf.first_element * stride;
1051 unsigned size = (view->base.u.buf.last_element - view->base.u.buf.first_element + 1) * stride;
1052
1053 swizzle[0] = view->base.swizzle_r;
1054 swizzle[1] = view->base.swizzle_g;
1055 swizzle[2] = view->base.swizzle_b;
1056 swizzle[3] = view->base.swizzle_a;
1057
1058 r600_vertex_data_type(view->base.format,
1059 &format, &num_format, &format_comp,
1060 &endian);
1061
1062 desc = util_format_description(view->base.format);
1063
1064 swizzle_res = r600_get_swizzle_combined(desc->swizzle, swizzle, TRUE);
1065
1066 va = r600_resource_va(ctx->screen, view->base.texture) + offset;
1067 view->tex_resource = &tmp->resource;
1068
1069 view->skip_mip_address_reloc = true;
1070 view->tex_resource_words[0] = va;
1071 view->tex_resource_words[1] = size - 1;
1072 view->tex_resource_words[2] = S_030008_BASE_ADDRESS_HI(va >> 32UL) |
1073 S_030008_STRIDE(stride) |
1074 S_030008_DATA_FORMAT(format) |
1075 S_030008_NUM_FORMAT_ALL(num_format) |
1076 S_030008_FORMAT_COMP_ALL(format_comp) |
1077 S_030008_SRF_MODE_ALL(1) |
1078 S_030008_ENDIAN_SWAP(endian);
1079 view->tex_resource_words[3] = swizzle_res;
1080 /*
1081 * in theory dword 4 is for number of elements, for use with resinfo,
1082 * but it seems to utterly fail to work, the amd gpu shader analyser
1083 * uses a const buffer to store the element sizes for buffer txq
1084 */
1085 view->tex_resource_words[4] = 0;
1086 view->tex_resource_words[5] = view->tex_resource_words[6] = 0;
1087 view->tex_resource_words[7] = S_03001C_TYPE(V_03001C_SQ_TEX_VTX_VALID_BUFFER);
1088 return &view->base;
1089 }
1090
1091 struct pipe_sampler_view *
1092 evergreen_create_sampler_view_custom(struct pipe_context *ctx,
1093 struct pipe_resource *texture,
1094 const struct pipe_sampler_view *state,
1095 unsigned width0, unsigned height0)
1096 {
1097 struct r600_screen *rscreen = (struct r600_screen*)ctx->screen;
1098 struct r600_pipe_sampler_view *view = CALLOC_STRUCT(r600_pipe_sampler_view);
1099 struct r600_texture *tmp = (struct r600_texture*)texture;
1100 unsigned format, endian;
1101 uint32_t word4 = 0, yuv_format = 0, pitch = 0;
1102 unsigned char swizzle[4], array_mode = 0, non_disp_tiling = 0;
1103 unsigned height, depth, width;
1104 unsigned macro_aspect, tile_split, bankh, bankw, nbanks;
1105 enum pipe_format pipe_format = state->format;
1106 struct radeon_surface_level *surflevel;
1107
1108 if (view == NULL)
1109 return NULL;
1110
1111 /* initialize base object */
1112 view->base = *state;
1113 view->base.texture = NULL;
1114 pipe_reference(NULL, &texture->reference);
1115 view->base.texture = texture;
1116 view->base.reference.count = 1;
1117 view->base.context = ctx;
1118
1119 if (texture->target == PIPE_BUFFER)
1120 return texture_buffer_sampler_view(view, width0, height0);
1121
1122 swizzle[0] = state->swizzle_r;
1123 swizzle[1] = state->swizzle_g;
1124 swizzle[2] = state->swizzle_b;
1125 swizzle[3] = state->swizzle_a;
1126
1127 tile_split = tmp->surface.tile_split;
1128 surflevel = tmp->surface.level;
1129
1130 /* Texturing with separate depth and stencil. */
1131 if (tmp->is_depth && !tmp->is_flushing_texture) {
1132 switch (pipe_format) {
1133 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
1134 pipe_format = PIPE_FORMAT_Z32_FLOAT;
1135 break;
1136 case PIPE_FORMAT_X8Z24_UNORM:
1137 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
1138 /* Z24 is always stored like this. */
1139 pipe_format = PIPE_FORMAT_Z24X8_UNORM;
1140 break;
1141 case PIPE_FORMAT_X24S8_UINT:
1142 case PIPE_FORMAT_S8X24_UINT:
1143 case PIPE_FORMAT_X32_S8X24_UINT:
1144 pipe_format = PIPE_FORMAT_S8_UINT;
1145 tile_split = tmp->surface.stencil_tile_split;
1146 surflevel = tmp->surface.stencil_level;
1147 break;
1148 default:;
1149 }
1150 }
1151
1152 format = r600_translate_texformat(ctx->screen, pipe_format,
1153 swizzle,
1154 &word4, &yuv_format);
1155 assert(format != ~0);
1156 if (format == ~0) {
1157 FREE(view);
1158 return NULL;
1159 }
1160
1161 endian = r600_colorformat_endian_swap(format);
1162
1163 width = width0;
1164 height = height0;
1165 depth = texture->depth0;
1166 pitch = surflevel[0].nblk_x * util_format_get_blockwidth(pipe_format);
1167 non_disp_tiling = tmp->non_disp_tiling;
1168
1169 switch (surflevel[0].mode) {
1170 case RADEON_SURF_MODE_LINEAR_ALIGNED:
1171 array_mode = V_028C70_ARRAY_LINEAR_ALIGNED;
1172 break;
1173 case RADEON_SURF_MODE_2D:
1174 array_mode = V_028C70_ARRAY_2D_TILED_THIN1;
1175 break;
1176 case RADEON_SURF_MODE_1D:
1177 array_mode = V_028C70_ARRAY_1D_TILED_THIN1;
1178 break;
1179 case RADEON_SURF_MODE_LINEAR:
1180 default:
1181 array_mode = V_028C70_ARRAY_LINEAR_GENERAL;
1182 break;
1183 }
1184 macro_aspect = tmp->surface.mtilea;
1185 bankw = tmp->surface.bankw;
1186 bankh = tmp->surface.bankh;
1187 tile_split = eg_tile_split(tile_split);
1188 macro_aspect = eg_macro_tile_aspect(macro_aspect);
1189 bankw = eg_bank_wh(bankw);
1190 bankh = eg_bank_wh(bankh);
1191
1192 /* 128 bit formats require tile type = 1 */
1193 if (rscreen->chip_class == CAYMAN) {
1194 if (util_format_get_blocksize(pipe_format) >= 16)
1195 non_disp_tiling = 1;
1196 }
1197 nbanks = eg_num_banks(rscreen->tiling_info.num_banks);
1198
1199 if (texture->target == PIPE_TEXTURE_1D_ARRAY) {
1200 height = 1;
1201 depth = texture->array_size;
1202 } else if (texture->target == PIPE_TEXTURE_2D_ARRAY) {
1203 depth = texture->array_size;
1204 } else if (texture->target == PIPE_TEXTURE_CUBE_ARRAY)
1205 depth = texture->array_size / 6;
1206
1207 view->tex_resource = &tmp->resource;
1208 view->tex_resource_words[0] = (S_030000_DIM(r600_tex_dim(texture->target, texture->nr_samples)) |
1209 S_030000_PITCH((pitch / 8) - 1) |
1210 S_030000_TEX_WIDTH(width - 1));
1211 if (rscreen->chip_class == CAYMAN)
1212 view->tex_resource_words[0] |= CM_S_030000_NON_DISP_TILING_ORDER(non_disp_tiling);
1213 else
1214 view->tex_resource_words[0] |= S_030000_NON_DISP_TILING_ORDER(non_disp_tiling);
1215 view->tex_resource_words[1] = (S_030004_TEX_HEIGHT(height - 1) |
1216 S_030004_TEX_DEPTH(depth - 1) |
1217 S_030004_ARRAY_MODE(array_mode));
1218 view->tex_resource_words[2] = (surflevel[0].offset + r600_resource_va(ctx->screen, texture)) >> 8;
1219
1220 /* TEX_RESOURCE_WORD3.MIP_ADDRESS */
1221 if (texture->nr_samples > 1 && rscreen->msaa_texture_support == MSAA_TEXTURE_COMPRESSED) {
1222 /* XXX the 2x and 4x cases are broken. */
1223 if (tmp->is_depth || tmp->resource.b.b.nr_samples != 8) {
1224 /* disable FMASK (0 = disabled) */
1225 view->tex_resource_words[3] = 0;
1226 view->skip_mip_address_reloc = true;
1227 } else {
1228 /* FMASK should be in MIP_ADDRESS for multisample textures */
1229 view->tex_resource_words[3] = (tmp->fmask_offset + r600_resource_va(ctx->screen, texture)) >> 8;
1230 }
1231 } else if (state->u.tex.last_level && texture->nr_samples <= 1) {
1232 view->tex_resource_words[3] = (surflevel[1].offset + r600_resource_va(ctx->screen, texture)) >> 8;
1233 } else {
1234 view->tex_resource_words[3] = (surflevel[0].offset + r600_resource_va(ctx->screen, texture)) >> 8;
1235 }
1236
1237 view->tex_resource_words[4] = (word4 |
1238 S_030010_SRF_MODE_ALL(V_030010_SRF_MODE_ZERO_CLAMP_MINUS_ONE) |
1239 S_030010_ENDIAN_SWAP(endian));
1240 view->tex_resource_words[5] = S_030014_BASE_ARRAY(state->u.tex.first_layer) |
1241 S_030014_LAST_ARRAY(state->u.tex.last_layer);
1242 if (texture->nr_samples > 1) {
1243 unsigned log_samples = util_logbase2(texture->nr_samples);
1244 if (rscreen->chip_class == CAYMAN) {
1245 view->tex_resource_words[4] |= S_030010_LOG2_NUM_FRAGMENTS(log_samples);
1246 }
1247 /* LAST_LEVEL holds log2(nr_samples) for multisample textures */
1248 view->tex_resource_words[5] |= S_030014_LAST_LEVEL(log_samples);
1249 } else {
1250 view->tex_resource_words[4] |= S_030010_BASE_LEVEL(state->u.tex.first_level);
1251 view->tex_resource_words[5] |= S_030014_LAST_LEVEL(state->u.tex.last_level);
1252 }
1253 /* aniso max 16 samples */
1254 view->tex_resource_words[6] = (S_030018_MAX_ANISO(4)) |
1255 (S_030018_TILE_SPLIT(tile_split));
1256 view->tex_resource_words[7] = S_03001C_DATA_FORMAT(format) |
1257 S_03001C_TYPE(V_03001C_SQ_TEX_VTX_VALID_TEXTURE) |
1258 S_03001C_BANK_WIDTH(bankw) |
1259 S_03001C_BANK_HEIGHT(bankh) |
1260 S_03001C_MACRO_TILE_ASPECT(macro_aspect) |
1261 S_03001C_NUM_BANKS(nbanks) |
1262 S_03001C_DEPTH_SAMPLE_ORDER(tmp->is_depth && !tmp->is_flushing_texture);
1263 return &view->base;
1264 }
1265
1266 static struct pipe_sampler_view *
1267 evergreen_create_sampler_view(struct pipe_context *ctx,
1268 struct pipe_resource *tex,
1269 const struct pipe_sampler_view *state)
1270 {
1271 return evergreen_create_sampler_view_custom(ctx, tex, state,
1272 tex->width0, tex->height0);
1273 }
1274
1275 static void evergreen_emit_clip_state(struct r600_context *rctx, struct r600_atom *atom)
1276 {
1277 struct radeon_winsys_cs *cs = rctx->rings.gfx.cs;
1278 struct pipe_clip_state *state = &rctx->clip_state.state;
1279
1280 r600_write_context_reg_seq(cs, R_0285BC_PA_CL_UCP0_X, 6*4);
1281 r600_write_array(cs, 6*4, (unsigned*)state);
1282 }
1283
1284 static void evergreen_set_polygon_stipple(struct pipe_context *ctx,
1285 const struct pipe_poly_stipple *state)
1286 {
1287 }
1288
1289 static void evergreen_get_scissor_rect(struct r600_context *rctx,
1290 unsigned tl_x, unsigned tl_y, unsigned br_x, unsigned br_y,
1291 uint32_t *tl, uint32_t *br)
1292 {
1293 /* EG hw workaround */
1294 if (br_x == 0)
1295 tl_x = 1;
1296 if (br_y == 0)
1297 tl_y = 1;
1298
1299 /* cayman hw workaround */
1300 if (rctx->chip_class == CAYMAN) {
1301 if (br_x == 1 && br_y == 1)
1302 br_x = 2;
1303 }
1304
1305 *tl = S_028240_TL_X(tl_x) | S_028240_TL_Y(tl_y);
1306 *br = S_028244_BR_X(br_x) | S_028244_BR_Y(br_y);
1307 }
1308
1309 static void evergreen_set_scissor_state(struct pipe_context *ctx,
1310 const struct pipe_scissor_state *state)
1311 {
1312 struct r600_context *rctx = (struct r600_context *)ctx;
1313
1314 rctx->scissor.scissor = *state;
1315 rctx->scissor.atom.dirty = true;
1316 }
1317
1318 static void evergreen_emit_scissor_state(struct r600_context *rctx, struct r600_atom *atom)
1319 {
1320 struct radeon_winsys_cs *cs = rctx->rings.gfx.cs;
1321 struct pipe_scissor_state *state = &rctx->scissor.scissor;
1322 uint32_t tl, br;
1323
1324 evergreen_get_scissor_rect(rctx, state->minx, state->miny, state->maxx, state->maxy, &tl, &br);
1325
1326 r600_write_context_reg_seq(cs, R_028250_PA_SC_VPORT_SCISSOR_0_TL, 2);
1327 r600_write_value(cs, tl);
1328 r600_write_value(cs, br);
1329 }
1330
1331 /**
1332 * This function intializes the CB* register values for RATs. It is meant
1333 * to be used for 1D aligned buffers that do not have an associated
1334 * radeon_surface.
1335 */
1336 void evergreen_init_color_surface_rat(struct r600_context *rctx,
1337 struct r600_surface *surf)
1338 {
1339 struct pipe_resource *pipe_buffer = surf->base.texture;
1340 unsigned format = r600_translate_colorformat(surf->base.format);
1341 unsigned endian = r600_colorformat_endian_swap(format);
1342 unsigned swap = r600_translate_colorswap(surf->base.format);
1343 unsigned block_size =
1344 align(util_format_get_blocksize(pipe_buffer->format), 4);
1345 unsigned pitch_alignment =
1346 MAX2(64, rctx->screen->tiling_info.group_bytes / block_size);
1347 unsigned pitch = align(pipe_buffer->width0, pitch_alignment);
1348
1349 /* XXX: This is copied from evergreen_init_color_surface(). I don't
1350 * know why this is necessary.
1351 */
1352 if (pipe_buffer->usage == PIPE_USAGE_STAGING) {
1353 endian = ENDIAN_NONE;
1354 }
1355
1356 surf->cb_color_base =
1357 r600_resource_va(rctx->context.screen, pipe_buffer) >> 8;
1358
1359 surf->cb_color_pitch = (pitch / 8) - 1;
1360
1361 surf->cb_color_slice = 0;
1362
1363 surf->cb_color_view = 0;
1364
1365 surf->cb_color_info =
1366 S_028C70_ENDIAN(endian)
1367 | S_028C70_FORMAT(format)
1368 | S_028C70_ARRAY_MODE(V_028C70_ARRAY_LINEAR_ALIGNED)
1369 | S_028C70_NUMBER_TYPE(V_028C70_NUMBER_UINT)
1370 | S_028C70_COMP_SWAP(swap)
1371 | S_028C70_BLEND_BYPASS(1) /* We must set this bit because we
1372 * are using NUMBER_UINT */
1373 | S_028C70_RAT(1)
1374 ;
1375
1376 surf->cb_color_attrib = S_028C74_NON_DISP_TILING_ORDER(1);
1377
1378 /* For buffers, CB_COLOR0_DIM needs to be set to the number of
1379 * elements. */
1380 surf->cb_color_dim = pipe_buffer->width0;
1381
1382 /* Set the buffer range the GPU will have access to: */
1383 util_range_add(&r600_resource(pipe_buffer)->valid_buffer_range,
1384 0, pipe_buffer->width0);
1385
1386 surf->cb_color_cmask = surf->cb_color_base;
1387 surf->cb_color_cmask_slice = 0;
1388 surf->cb_color_fmask = surf->cb_color_base;
1389 surf->cb_color_fmask_slice = 0;
1390 }
1391
1392 void evergreen_init_color_surface(struct r600_context *rctx,
1393 struct r600_surface *surf)
1394 {
1395 struct r600_screen *rscreen = rctx->screen;
1396 struct r600_texture *rtex = (struct r600_texture*)surf->base.texture;
1397 struct pipe_resource *pipe_tex = surf->base.texture;
1398 unsigned level = surf->base.u.tex.level;
1399 unsigned pitch, slice;
1400 unsigned color_info, color_attrib, color_dim = 0;
1401 unsigned format, swap, ntype, endian;
1402 uint64_t offset, base_offset;
1403 unsigned non_disp_tiling, macro_aspect, tile_split, bankh, bankw, fmask_bankh, nbanks;
1404 const struct util_format_description *desc;
1405 int i;
1406 bool blend_clamp = 0, blend_bypass = 0;
1407
1408 offset = rtex->surface.level[level].offset;
1409 if (rtex->surface.level[level].mode < RADEON_SURF_MODE_1D) {
1410 offset += rtex->surface.level[level].slice_size *
1411 surf->base.u.tex.first_layer;
1412 }
1413 pitch = (rtex->surface.level[level].nblk_x) / 8 - 1;
1414 slice = (rtex->surface.level[level].nblk_x * rtex->surface.level[level].nblk_y) / 64;
1415 if (slice) {
1416 slice = slice - 1;
1417 }
1418 color_info = 0;
1419 switch (rtex->surface.level[level].mode) {
1420 case RADEON_SURF_MODE_LINEAR_ALIGNED:
1421 color_info = S_028C70_ARRAY_MODE(V_028C70_ARRAY_LINEAR_ALIGNED);
1422 non_disp_tiling = 1;
1423 break;
1424 case RADEON_SURF_MODE_1D:
1425 color_info = S_028C70_ARRAY_MODE(V_028C70_ARRAY_1D_TILED_THIN1);
1426 non_disp_tiling = rtex->non_disp_tiling;
1427 break;
1428 case RADEON_SURF_MODE_2D:
1429 color_info = S_028C70_ARRAY_MODE(V_028C70_ARRAY_2D_TILED_THIN1);
1430 non_disp_tiling = rtex->non_disp_tiling;
1431 break;
1432 case RADEON_SURF_MODE_LINEAR:
1433 default:
1434 color_info = S_028C70_ARRAY_MODE(V_028C70_ARRAY_LINEAR_GENERAL);
1435 non_disp_tiling = 1;
1436 break;
1437 }
1438 tile_split = rtex->surface.tile_split;
1439 macro_aspect = rtex->surface.mtilea;
1440 bankw = rtex->surface.bankw;
1441 bankh = rtex->surface.bankh;
1442 fmask_bankh = rtex->fmask_bank_height;
1443 tile_split = eg_tile_split(tile_split);
1444 macro_aspect = eg_macro_tile_aspect(macro_aspect);
1445 bankw = eg_bank_wh(bankw);
1446 bankh = eg_bank_wh(bankh);
1447 fmask_bankh = eg_bank_wh(fmask_bankh);
1448
1449 /* 128 bit formats require tile type = 1 */
1450 if (rscreen->chip_class == CAYMAN) {
1451 if (util_format_get_blocksize(surf->base.format) >= 16)
1452 non_disp_tiling = 1;
1453 }
1454 nbanks = eg_num_banks(rscreen->tiling_info.num_banks);
1455 desc = util_format_description(surf->base.format);
1456 for (i = 0; i < 4; i++) {
1457 if (desc->channel[i].type != UTIL_FORMAT_TYPE_VOID) {
1458 break;
1459 }
1460 }
1461
1462 color_attrib = S_028C74_TILE_SPLIT(tile_split)|
1463 S_028C74_NUM_BANKS(nbanks) |
1464 S_028C74_BANK_WIDTH(bankw) |
1465 S_028C74_BANK_HEIGHT(bankh) |
1466 S_028C74_MACRO_TILE_ASPECT(macro_aspect) |
1467 S_028C74_NON_DISP_TILING_ORDER(non_disp_tiling) |
1468 S_028C74_FMASK_BANK_HEIGHT(fmask_bankh);
1469
1470 if (rctx->chip_class == CAYMAN) {
1471 color_attrib |= S_028C74_FORCE_DST_ALPHA_1(desc->swizzle[3] ==
1472 UTIL_FORMAT_SWIZZLE_1);
1473
1474 if (rtex->resource.b.b.nr_samples > 1) {
1475 unsigned log_samples = util_logbase2(rtex->resource.b.b.nr_samples);
1476 color_attrib |= S_028C74_NUM_SAMPLES(log_samples) |
1477 S_028C74_NUM_FRAGMENTS(log_samples);
1478 }
1479 }
1480
1481 ntype = V_028C70_NUMBER_UNORM;
1482 if (desc->colorspace == UTIL_FORMAT_COLORSPACE_SRGB)
1483 ntype = V_028C70_NUMBER_SRGB;
1484 else if (desc->channel[i].type == UTIL_FORMAT_TYPE_SIGNED) {
1485 if (desc->channel[i].normalized)
1486 ntype = V_028C70_NUMBER_SNORM;
1487 else if (desc->channel[i].pure_integer)
1488 ntype = V_028C70_NUMBER_SINT;
1489 } else if (desc->channel[i].type == UTIL_FORMAT_TYPE_UNSIGNED) {
1490 if (desc->channel[i].normalized)
1491 ntype = V_028C70_NUMBER_UNORM;
1492 else if (desc->channel[i].pure_integer)
1493 ntype = V_028C70_NUMBER_UINT;
1494 }
1495
1496 format = r600_translate_colorformat(surf->base.format);
1497 assert(format != ~0);
1498
1499 swap = r600_translate_colorswap(surf->base.format);
1500 assert(swap != ~0);
1501
1502 if (rtex->resource.b.b.usage == PIPE_USAGE_STAGING) {
1503 endian = ENDIAN_NONE;
1504 } else {
1505 endian = r600_colorformat_endian_swap(format);
1506 }
1507
1508 /* blend clamp should be set for all NORM/SRGB types */
1509 if (ntype == V_028C70_NUMBER_UNORM || ntype == V_028C70_NUMBER_SNORM ||
1510 ntype == V_028C70_NUMBER_SRGB)
1511 blend_clamp = 1;
1512
1513 /* set blend bypass according to docs if SINT/UINT or
1514 8/24 COLOR variants */
1515 if (ntype == V_028C70_NUMBER_UINT || ntype == V_028C70_NUMBER_SINT ||
1516 format == V_028C70_COLOR_8_24 || format == V_028C70_COLOR_24_8 ||
1517 format == V_028C70_COLOR_X24_8_32_FLOAT) {
1518 blend_clamp = 0;
1519 blend_bypass = 1;
1520 }
1521
1522 surf->alphatest_bypass = ntype == V_028C70_NUMBER_UINT || ntype == V_028C70_NUMBER_SINT;
1523
1524 color_info |= S_028C70_FORMAT(format) |
1525 S_028C70_COMP_SWAP(swap) |
1526 S_028C70_BLEND_CLAMP(blend_clamp) |
1527 S_028C70_BLEND_BYPASS(blend_bypass) |
1528 S_028C70_NUMBER_TYPE(ntype) |
1529 S_028C70_ENDIAN(endian);
1530
1531 if (rtex->is_rat) {
1532 color_info |= S_028C70_RAT(1);
1533 color_dim = S_028C78_WIDTH_MAX(pipe_tex->width0 & 0xffff)
1534 | S_028C78_HEIGHT_MAX((pipe_tex->width0 >> 16) & 0xffff);
1535 }
1536
1537 /* EXPORT_NORM is an optimzation that can be enabled for better
1538 * performance in certain cases.
1539 * EXPORT_NORM can be enabled if:
1540 * - 11-bit or smaller UNORM/SNORM/SRGB
1541 * - 16-bit or smaller FLOAT
1542 */
1543 if (desc->colorspace != UTIL_FORMAT_COLORSPACE_ZS &&
1544 ((desc->channel[i].size < 12 &&
1545 desc->channel[i].type != UTIL_FORMAT_TYPE_FLOAT &&
1546 ntype != V_028C70_NUMBER_UINT && ntype != V_028C70_NUMBER_SINT) ||
1547 (desc->channel[i].size < 17 &&
1548 desc->channel[i].type == UTIL_FORMAT_TYPE_FLOAT))) {
1549 color_info |= S_028C70_SOURCE_FORMAT(V_028C70_EXPORT_4C_16BPC);
1550 surf->export_16bpc = true;
1551 }
1552
1553 if (rtex->fmask_size && rtex->cmask_size) {
1554 color_info |= S_028C70_COMPRESSION(1) | S_028C70_FAST_CLEAR(1);
1555 }
1556
1557 base_offset = r600_resource_va(rctx->context.screen, pipe_tex);
1558
1559 /* XXX handle enabling of CB beyond BASE8 which has different offset */
1560 surf->cb_color_base = (base_offset + offset) >> 8;
1561 surf->cb_color_dim = color_dim;
1562 surf->cb_color_info = color_info;
1563 surf->cb_color_pitch = S_028C64_PITCH_TILE_MAX(pitch);
1564 surf->cb_color_slice = S_028C68_SLICE_TILE_MAX(slice);
1565 if (rtex->surface.level[level].mode < RADEON_SURF_MODE_1D) {
1566 surf->cb_color_view = 0;
1567 } else {
1568 surf->cb_color_view = S_028C6C_SLICE_START(surf->base.u.tex.first_layer) |
1569 S_028C6C_SLICE_MAX(surf->base.u.tex.last_layer);
1570 }
1571 surf->cb_color_attrib = color_attrib;
1572 if (rtex->fmask_size && rtex->cmask_size) {
1573 surf->cb_color_fmask = (base_offset + rtex->fmask_offset) >> 8;
1574 surf->cb_color_cmask = (base_offset + rtex->cmask_offset) >> 8;
1575 } else {
1576 surf->cb_color_fmask = surf->cb_color_base;
1577 surf->cb_color_cmask = surf->cb_color_base;
1578 }
1579 surf->cb_color_fmask_slice = S_028C88_TILE_MAX(slice);
1580 surf->cb_color_cmask_slice = S_028C80_TILE_MAX(rtex->cmask_slice_tile_max);
1581
1582 surf->color_initialized = true;
1583 }
1584
1585 static void evergreen_init_depth_surface(struct r600_context *rctx,
1586 struct r600_surface *surf)
1587 {
1588 struct r600_screen *rscreen = rctx->screen;
1589 struct pipe_screen *screen = &rscreen->screen;
1590 struct r600_texture *rtex = (struct r600_texture*)surf->base.texture;
1591 uint64_t offset;
1592 unsigned level, pitch, slice, format, array_mode;
1593 unsigned macro_aspect, tile_split, bankh, bankw, nbanks;
1594
1595 level = surf->base.u.tex.level;
1596 format = r600_translate_dbformat(surf->base.format);
1597 assert(format != ~0);
1598
1599 offset = r600_resource_va(screen, surf->base.texture);
1600 offset += rtex->surface.level[level].offset;
1601 pitch = (rtex->surface.level[level].nblk_x / 8) - 1;
1602 slice = (rtex->surface.level[level].nblk_x * rtex->surface.level[level].nblk_y) / 64;
1603 if (slice) {
1604 slice = slice - 1;
1605 }
1606 switch (rtex->surface.level[level].mode) {
1607 case RADEON_SURF_MODE_2D:
1608 array_mode = V_028C70_ARRAY_2D_TILED_THIN1;
1609 break;
1610 case RADEON_SURF_MODE_1D:
1611 case RADEON_SURF_MODE_LINEAR_ALIGNED:
1612 case RADEON_SURF_MODE_LINEAR:
1613 default:
1614 array_mode = V_028C70_ARRAY_1D_TILED_THIN1;
1615 break;
1616 }
1617 tile_split = rtex->surface.tile_split;
1618 macro_aspect = rtex->surface.mtilea;
1619 bankw = rtex->surface.bankw;
1620 bankh = rtex->surface.bankh;
1621 tile_split = eg_tile_split(tile_split);
1622 macro_aspect = eg_macro_tile_aspect(macro_aspect);
1623 bankw = eg_bank_wh(bankw);
1624 bankh = eg_bank_wh(bankh);
1625 nbanks = eg_num_banks(rscreen->tiling_info.num_banks);
1626 offset >>= 8;
1627
1628 surf->db_depth_info = S_028040_ARRAY_MODE(array_mode) |
1629 S_028040_FORMAT(format) |
1630 S_028040_TILE_SPLIT(tile_split)|
1631 S_028040_NUM_BANKS(nbanks) |
1632 S_028040_BANK_WIDTH(bankw) |
1633 S_028040_BANK_HEIGHT(bankh) |
1634 S_028040_MACRO_TILE_ASPECT(macro_aspect);
1635 if (rscreen->chip_class == CAYMAN && rtex->resource.b.b.nr_samples > 1) {
1636 surf->db_depth_info |= S_028040_NUM_SAMPLES(util_logbase2(rtex->resource.b.b.nr_samples));
1637 }
1638 surf->db_depth_base = offset;
1639 surf->db_depth_view = S_028008_SLICE_START(surf->base.u.tex.first_layer) |
1640 S_028008_SLICE_MAX(surf->base.u.tex.last_layer);
1641 surf->db_depth_size = S_028058_PITCH_TILE_MAX(pitch);
1642 surf->db_depth_slice = S_02805C_SLICE_TILE_MAX(slice);
1643
1644 switch (surf->base.format) {
1645 case PIPE_FORMAT_Z24X8_UNORM:
1646 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
1647 case PIPE_FORMAT_X8Z24_UNORM:
1648 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
1649 surf->pa_su_poly_offset_db_fmt_cntl =
1650 S_028B78_POLY_OFFSET_NEG_NUM_DB_BITS((char)-24);
1651 break;
1652 case PIPE_FORMAT_Z32_FLOAT:
1653 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
1654 surf->pa_su_poly_offset_db_fmt_cntl =
1655 S_028B78_POLY_OFFSET_NEG_NUM_DB_BITS((char)-23) |
1656 S_028B78_POLY_OFFSET_DB_IS_FLOAT_FMT(1);
1657 break;
1658 case PIPE_FORMAT_Z16_UNORM:
1659 surf->pa_su_poly_offset_db_fmt_cntl =
1660 S_028B78_POLY_OFFSET_NEG_NUM_DB_BITS((char)-16);
1661 break;
1662 default:;
1663 }
1664
1665 if (rtex->surface.flags & RADEON_SURF_SBUFFER) {
1666 uint64_t stencil_offset;
1667 unsigned stile_split = rtex->surface.stencil_tile_split;
1668
1669 stile_split = eg_tile_split(stile_split);
1670
1671 stencil_offset = rtex->surface.stencil_level[level].offset;
1672 stencil_offset += r600_resource_va(screen, surf->base.texture);
1673
1674 surf->db_stencil_base = stencil_offset >> 8;
1675 surf->db_stencil_info = S_028044_FORMAT(V_028044_STENCIL_8) |
1676 S_028044_TILE_SPLIT(stile_split);
1677 } else {
1678 surf->db_stencil_base = offset;
1679 /* DRM 2.6.18 allows the INVALID format to disable stencil.
1680 * Older kernels are out of luck. */
1681 surf->db_stencil_info = rctx->screen->info.drm_minor >= 18 ?
1682 S_028044_FORMAT(V_028044_STENCIL_INVALID) :
1683 S_028044_FORMAT(V_028044_STENCIL_8);
1684 }
1685
1686 surf->htile_enabled = 0;
1687 /* use htile only for first level */
1688 if (rtex->htile && !level) {
1689 uint64_t va = r600_resource_va(&rctx->screen->screen, &rtex->htile->b.b);
1690 surf->htile_enabled = 1;
1691 surf->db_htile_data_base = va >> 8;
1692 surf->db_htile_surface = S_028ABC_HTILE_WIDTH(1) |
1693 S_028ABC_HTILE_HEIGHT(1) |
1694 S_028ABC_LINEAR(1);
1695 surf->db_depth_info |= S_028040_TILE_SURFACE_ENABLE(1);
1696 surf->db_preload_control = 0;
1697 }
1698
1699 surf->depth_initialized = true;
1700 }
1701
1702 static void evergreen_set_framebuffer_state(struct pipe_context *ctx,
1703 const struct pipe_framebuffer_state *state)
1704 {
1705 struct r600_context *rctx = (struct r600_context *)ctx;
1706 struct r600_surface *surf;
1707 struct r600_texture *rtex;
1708 uint32_t i, log_samples;
1709
1710 if (rctx->framebuffer.state.nr_cbufs) {
1711 rctx->flags |= R600_CONTEXT_WAIT_3D_IDLE | R600_CONTEXT_FLUSH_AND_INV;
1712
1713 if (rctx->framebuffer.state.cbufs[0]->texture->nr_samples > 1) {
1714 rctx->flags |= R600_CONTEXT_FLUSH_AND_INV_CB_META;
1715 }
1716 }
1717 if (rctx->framebuffer.state.zsbuf) {
1718 rctx->flags |= R600_CONTEXT_WAIT_3D_IDLE | R600_CONTEXT_FLUSH_AND_INV;
1719
1720 rtex = (struct r600_texture*)rctx->framebuffer.state.zsbuf->texture;
1721 if (rtex->htile) {
1722 rctx->flags |= R600_CONTEXT_FLUSH_AND_INV_DB_META;
1723 }
1724 }
1725
1726 util_copy_framebuffer_state(&rctx->framebuffer.state, state);
1727
1728 /* Colorbuffers. */
1729 rctx->framebuffer.export_16bpc = state->nr_cbufs != 0;
1730 rctx->framebuffer.cb0_is_integer = state->nr_cbufs &&
1731 util_format_is_pure_integer(state->cbufs[0]->format);
1732 rctx->framebuffer.compressed_cb_mask = 0;
1733
1734 if (state->nr_cbufs)
1735 rctx->framebuffer.nr_samples = state->cbufs[0]->texture->nr_samples;
1736 else if (state->zsbuf)
1737 rctx->framebuffer.nr_samples = state->zsbuf->texture->nr_samples;
1738 else
1739 rctx->framebuffer.nr_samples = 0;
1740
1741 for (i = 0; i < state->nr_cbufs; i++) {
1742 surf = (struct r600_surface*)state->cbufs[i];
1743 rtex = (struct r600_texture*)surf->base.texture;
1744
1745 r600_context_add_resource_size(ctx, state->cbufs[i]->texture);
1746
1747 if (!surf->color_initialized) {
1748 evergreen_init_color_surface(rctx, surf);
1749 }
1750
1751 if (!surf->export_16bpc) {
1752 rctx->framebuffer.export_16bpc = false;
1753 }
1754
1755 if (rtex->fmask_size && rtex->cmask_size) {
1756 rctx->framebuffer.compressed_cb_mask |= 1 << i;
1757 }
1758 }
1759
1760 /* Update alpha-test state dependencies.
1761 * Alpha-test is done on the first colorbuffer only. */
1762 if (state->nr_cbufs) {
1763 surf = (struct r600_surface*)state->cbufs[0];
1764 if (rctx->alphatest_state.bypass != surf->alphatest_bypass) {
1765 rctx->alphatest_state.bypass = surf->alphatest_bypass;
1766 rctx->alphatest_state.atom.dirty = true;
1767 }
1768 if (rctx->alphatest_state.cb0_export_16bpc != surf->export_16bpc) {
1769 rctx->alphatest_state.cb0_export_16bpc = surf->export_16bpc;
1770 rctx->alphatest_state.atom.dirty = true;
1771 }
1772 }
1773
1774 /* ZS buffer. */
1775 if (state->zsbuf) {
1776 surf = (struct r600_surface*)state->zsbuf;
1777
1778 r600_context_add_resource_size(ctx, state->zsbuf->texture);
1779
1780 if (!surf->depth_initialized) {
1781 evergreen_init_depth_surface(rctx, surf);
1782 }
1783
1784 if (state->zsbuf->format != rctx->poly_offset_state.zs_format) {
1785 rctx->poly_offset_state.zs_format = state->zsbuf->format;
1786 rctx->poly_offset_state.atom.dirty = true;
1787 }
1788
1789 if (rctx->db_state.rsurf != surf) {
1790 rctx->db_state.rsurf = surf;
1791 rctx->db_state.atom.dirty = true;
1792 rctx->db_misc_state.atom.dirty = true;
1793 }
1794 } else if (rctx->db_state.rsurf) {
1795 rctx->db_state.rsurf = NULL;
1796 rctx->db_state.atom.dirty = true;
1797 rctx->db_misc_state.atom.dirty = true;
1798 }
1799
1800 if (rctx->cb_misc_state.nr_cbufs != state->nr_cbufs) {
1801 rctx->cb_misc_state.nr_cbufs = state->nr_cbufs;
1802 rctx->cb_misc_state.atom.dirty = true;
1803 }
1804
1805 if (state->nr_cbufs == 0 && rctx->alphatest_state.bypass) {
1806 rctx->alphatest_state.bypass = false;
1807 rctx->alphatest_state.atom.dirty = true;
1808 }
1809
1810 log_samples = util_logbase2(rctx->framebuffer.nr_samples);
1811 if (rctx->chip_class == CAYMAN && rctx->db_misc_state.log_samples != log_samples) {
1812 rctx->db_misc_state.log_samples = log_samples;
1813 rctx->db_misc_state.atom.dirty = true;
1814 }
1815
1816 evergreen_update_db_shader_control(rctx);
1817
1818 /* Calculate the CS size. */
1819 rctx->framebuffer.atom.num_dw = 4; /* SCISSOR */
1820
1821 /* MSAA. */
1822 if (rctx->chip_class == EVERGREEN) {
1823 switch (rctx->framebuffer.nr_samples) {
1824 case 2:
1825 case 4:
1826 rctx->framebuffer.atom.num_dw += 6;
1827 break;
1828 case 8:
1829 rctx->framebuffer.atom.num_dw += 10;
1830 break;
1831 }
1832 rctx->framebuffer.atom.num_dw += 4;
1833 } else {
1834 switch (rctx->framebuffer.nr_samples) {
1835 case 2:
1836 case 4:
1837 rctx->framebuffer.atom.num_dw += 12;
1838 break;
1839 case 8:
1840 rctx->framebuffer.atom.num_dw += 16;
1841 break;
1842 case 16:
1843 rctx->framebuffer.atom.num_dw += 18;
1844 break;
1845 }
1846 rctx->framebuffer.atom.num_dw += 7;
1847 }
1848
1849 /* Colorbuffers. */
1850 rctx->framebuffer.atom.num_dw += state->nr_cbufs * 21;
1851 if (rctx->keep_tiling_flags)
1852 rctx->framebuffer.atom.num_dw += state->nr_cbufs * 2;
1853 rctx->framebuffer.atom.num_dw += (12 - state->nr_cbufs) * 3;
1854
1855 /* ZS buffer. */
1856 if (state->zsbuf) {
1857 rctx->framebuffer.atom.num_dw += 24;
1858 if (rctx->keep_tiling_flags)
1859 rctx->framebuffer.atom.num_dw += 2;
1860 } else if (rctx->screen->info.drm_minor >= 18) {
1861 rctx->framebuffer.atom.num_dw += 4;
1862 }
1863
1864 rctx->framebuffer.atom.dirty = true;
1865 }
1866
1867 #define FILL_SREG(s0x, s0y, s1x, s1y, s2x, s2y, s3x, s3y) \
1868 (((s0x) & 0xf) | (((s0y) & 0xf) << 4) | \
1869 (((s1x) & 0xf) << 8) | (((s1y) & 0xf) << 12) | \
1870 (((s2x) & 0xf) << 16) | (((s2y) & 0xf) << 20) | \
1871 (((s3x) & 0xf) << 24) | (((s3y) & 0xf) << 28))
1872
1873 /* 2xMSAA
1874 * There are two locations (-4, 4), (4, -4). */
1875 static uint32_t sample_locs_2x[] = {
1876 FILL_SREG(-4, 4, 4, -4, -4, 4, 4, -4),
1877 FILL_SREG(-4, 4, 4, -4, -4, 4, 4, -4),
1878 FILL_SREG(-4, 4, 4, -4, -4, 4, 4, -4),
1879 FILL_SREG(-4, 4, 4, -4, -4, 4, 4, -4),
1880 };
1881 static unsigned max_dist_2x = 4;
1882 /* 4xMSAA
1883 * There are 4 locations: (-2, -2), (2, 2), (-6, 6), (6, -6). */
1884 static uint32_t sample_locs_4x[] = {
1885 FILL_SREG(-2, -2, 2, 2, -6, 6, 6, -6),
1886 FILL_SREG(-2, -2, 2, 2, -6, 6, 6, -6),
1887 FILL_SREG(-2, -2, 2, 2, -6, 6, 6, -6),
1888 FILL_SREG(-2, -2, 2, 2, -6, 6, 6, -6),
1889 };
1890 static unsigned max_dist_4x = 6;
1891 /* 8xMSAA */
1892 static uint32_t sample_locs_8x[] = {
1893 FILL_SREG(-1, 1, 1, 5, 3, -5, 5, 3),
1894 FILL_SREG(-7, -1, -3, -7, 7, -3, -5, 7),
1895 FILL_SREG(-1, 1, 1, 5, 3, -5, 5, 3),
1896 FILL_SREG(-7, -1, -3, -7, 7, -3, -5, 7),
1897 FILL_SREG(-1, 1, 1, 5, 3, -5, 5, 3),
1898 FILL_SREG(-7, -1, -3, -7, 7, -3, -5, 7),
1899 FILL_SREG(-1, 1, 1, 5, 3, -5, 5, 3),
1900 FILL_SREG(-7, -1, -3, -7, 7, -3, -5, 7),
1901 };
1902 static unsigned max_dist_8x = 7;
1903
1904 static void evergreen_get_sample_position(struct pipe_context *ctx,
1905 unsigned sample_count,
1906 unsigned sample_index,
1907 float *out_value)
1908 {
1909 int offset, index;
1910 struct {
1911 int idx:4;
1912 } val;
1913 switch (sample_count) {
1914 case 1:
1915 default:
1916 out_value[0] = out_value[1] = 0.5;
1917 break;
1918 case 2:
1919 offset = 4 * (sample_index * 2);
1920 val.idx = (sample_locs_2x[0] >> offset) & 0xf;
1921 out_value[0] = (float)(val.idx + 8) / 16.0f;
1922 val.idx = (sample_locs_2x[0] >> (offset + 4)) & 0xf;
1923 out_value[1] = (float)(val.idx + 8) / 16.0f;
1924 break;
1925 case 4:
1926 offset = 4 * (sample_index * 2);
1927 val.idx = (sample_locs_4x[0] >> offset) & 0xf;
1928 out_value[0] = (float)(val.idx + 8) / 16.0f;
1929 val.idx = (sample_locs_4x[0] >> (offset + 4)) & 0xf;
1930 out_value[1] = (float)(val.idx + 8) / 16.0f;
1931 break;
1932 case 8:
1933 offset = 4 * (sample_index % 4 * 2);
1934 index = (sample_index / 4);
1935 val.idx = (sample_locs_8x[index] >> offset) & 0xf;
1936 out_value[0] = (float)(val.idx + 8) / 16.0f;
1937 val.idx = (sample_locs_8x[index] >> (offset + 4)) & 0xf;
1938 out_value[1] = (float)(val.idx + 8) / 16.0f;
1939 break;
1940 }
1941 }
1942
1943 static void evergreen_emit_msaa_state(struct r600_context *rctx, int nr_samples)
1944 {
1945
1946 struct radeon_winsys_cs *cs = rctx->rings.gfx.cs;
1947 unsigned max_dist = 0;
1948
1949 switch (nr_samples) {
1950 default:
1951 nr_samples = 0;
1952 break;
1953 case 2:
1954 r600_write_context_reg_seq(cs, R_028C1C_PA_SC_AA_SAMPLE_LOCS_0, Elements(sample_locs_2x));
1955 r600_write_array(cs, Elements(sample_locs_2x), sample_locs_2x);
1956 max_dist = max_dist_2x;
1957 break;
1958 case 4:
1959 r600_write_context_reg_seq(cs, R_028C1C_PA_SC_AA_SAMPLE_LOCS_0, Elements(sample_locs_4x));
1960 r600_write_array(cs, Elements(sample_locs_4x), sample_locs_4x);
1961 max_dist = max_dist_4x;
1962 break;
1963 case 8:
1964 r600_write_context_reg_seq(cs, R_028C1C_PA_SC_AA_SAMPLE_LOCS_0, Elements(sample_locs_8x));
1965 r600_write_array(cs, Elements(sample_locs_8x), sample_locs_8x);
1966 max_dist = max_dist_8x;
1967 break;
1968 }
1969
1970 if (nr_samples > 1) {
1971 r600_write_context_reg_seq(cs, R_028C00_PA_SC_LINE_CNTL, 2);
1972 r600_write_value(cs, S_028C00_LAST_PIXEL(1) |
1973 S_028C00_EXPAND_LINE_WIDTH(1)); /* R_028C00_PA_SC_LINE_CNTL */
1974 r600_write_value(cs, S_028C04_MSAA_NUM_SAMPLES(util_logbase2(nr_samples)) |
1975 S_028C04_MAX_SAMPLE_DIST(max_dist)); /* R_028C04_PA_SC_AA_CONFIG */
1976 } else {
1977 r600_write_context_reg_seq(cs, R_028C00_PA_SC_LINE_CNTL, 2);
1978 r600_write_value(cs, S_028C00_LAST_PIXEL(1)); /* R_028C00_PA_SC_LINE_CNTL */
1979 r600_write_value(cs, 0); /* R_028C04_PA_SC_AA_CONFIG */
1980 }
1981 }
1982
1983 /* Cayman 8xMSAA */
1984 static uint32_t cm_sample_locs_8x[] = {
1985 FILL_SREG(-2, -5, 3, -4, -1, 5, -6, -2),
1986 FILL_SREG(-2, -5, 3, -4, -1, 5, -6, -2),
1987 FILL_SREG(-2, -5, 3, -4, -1, 5, -6, -2),
1988 FILL_SREG(-2, -5, 3, -4, -1, 5, -6, -2),
1989 FILL_SREG( 6, 0, 0, 0, -5, 3, 4, 4),
1990 FILL_SREG( 6, 0, 0, 0, -5, 3, 4, 4),
1991 FILL_SREG( 6, 0, 0, 0, -5, 3, 4, 4),
1992 FILL_SREG( 6, 0, 0, 0, -5, 3, 4, 4),
1993 };
1994 static unsigned cm_max_dist_8x = 8;
1995 /* Cayman 16xMSAA */
1996 static uint32_t cm_sample_locs_16x[] = {
1997 FILL_SREG(-7, -3, 7, 3, 1, -5, -5, 5),
1998 FILL_SREG(-7, -3, 7, 3, 1, -5, -5, 5),
1999 FILL_SREG(-7, -3, 7, 3, 1, -5, -5, 5),
2000 FILL_SREG(-7, -3, 7, 3, 1, -5, -5, 5),
2001 FILL_SREG(-3, -7, 3, 7, 5, -1, -1, 1),
2002 FILL_SREG(-3, -7, 3, 7, 5, -1, -1, 1),
2003 FILL_SREG(-3, -7, 3, 7, 5, -1, -1, 1),
2004 FILL_SREG(-3, -7, 3, 7, 5, -1, -1, 1),
2005 FILL_SREG(-8, -6, 4, 2, 2, -8, -2, 6),
2006 FILL_SREG(-8, -6, 4, 2, 2, -8, -2, 6),
2007 FILL_SREG(-8, -6, 4, 2, 2, -8, -2, 6),
2008 FILL_SREG(-8, -6, 4, 2, 2, -8, -2, 6),
2009 FILL_SREG(-4, -2, 0, 4, 6, -4, -6, 0),
2010 FILL_SREG(-4, -2, 0, 4, 6, -4, -6, 0),
2011 FILL_SREG(-4, -2, 0, 4, 6, -4, -6, 0),
2012 FILL_SREG(-4, -2, 0, 4, 6, -4, -6, 0),
2013 };
2014 static unsigned cm_max_dist_16x = 8;
2015 static void cayman_get_sample_position(struct pipe_context *ctx,
2016 unsigned sample_count,
2017 unsigned sample_index,
2018 float *out_value)
2019 {
2020 int offset, index;
2021 struct {
2022 int idx:4;
2023 } val;
2024 switch (sample_count) {
2025 case 1:
2026 default:
2027 out_value[0] = out_value[1] = 0.5;
2028 break;
2029 case 2:
2030 offset = 4 * (sample_index * 2);
2031 val.idx = (sample_locs_2x[0] >> offset) & 0xf;
2032 out_value[0] = (float)(val.idx + 8) / 16.0f;
2033 val.idx = (sample_locs_2x[0] >> (offset + 4)) & 0xf;
2034 out_value[1] = (float)(val.idx + 8) / 16.0f;
2035 break;
2036 case 4:
2037 offset = 4 * (sample_index * 2);
2038 val.idx = (sample_locs_4x[0] >> offset) & 0xf;
2039 out_value[0] = (float)(val.idx + 8) / 16.0f;
2040 val.idx = (sample_locs_4x[0] >> (offset + 4)) & 0xf;
2041 out_value[1] = (float)(val.idx + 8) / 16.0f;
2042 break;
2043 case 8:
2044 offset = 4 * (sample_index % 4 * 2);
2045 index = (sample_index / 4) * 4;
2046 val.idx = (cm_sample_locs_8x[index] >> offset) & 0xf;
2047 out_value[0] = (float)(val.idx + 8) / 16.0f;
2048 val.idx = (cm_sample_locs_8x[index] >> (offset + 4)) & 0xf;
2049 out_value[1] = (float)(val.idx + 8) / 16.0f;
2050 break;
2051 case 16:
2052 offset = 4 * (sample_index % 4 * 2);
2053 index = (sample_index / 4) * 4;
2054 val.idx = (cm_sample_locs_16x[index] >> offset) & 0xf;
2055 out_value[0] = (float)(val.idx + 8) / 16.0f;
2056 val.idx = (cm_sample_locs_16x[index] >> (offset + 4)) & 0xf;
2057 out_value[1] = (float)(val.idx + 8) / 16.0f;
2058 break;
2059 }
2060 }
2061
2062 static void cayman_emit_msaa_state(struct r600_context *rctx, int nr_samples)
2063 {
2064
2065
2066 struct radeon_winsys_cs *cs = rctx->rings.gfx.cs;
2067 unsigned max_dist = 0;
2068
2069 switch (nr_samples) {
2070 default:
2071 nr_samples = 0;
2072 break;
2073 case 2:
2074 r600_write_context_reg(cs, CM_R_028BF8_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0, sample_locs_2x[0]);
2075 r600_write_context_reg(cs, CM_R_028C08_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0, sample_locs_2x[1]);
2076 r600_write_context_reg(cs, CM_R_028C18_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0, sample_locs_2x[2]);
2077 r600_write_context_reg(cs, CM_R_028C28_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0, sample_locs_2x[3]);
2078 max_dist = max_dist_2x;
2079 break;
2080 case 4:
2081 r600_write_context_reg(cs, CM_R_028BF8_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0, sample_locs_4x[0]);
2082 r600_write_context_reg(cs, CM_R_028C08_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0, sample_locs_4x[1]);
2083 r600_write_context_reg(cs, CM_R_028C18_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0, sample_locs_4x[2]);
2084 r600_write_context_reg(cs, CM_R_028C28_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0, sample_locs_4x[3]);
2085 max_dist = max_dist_4x;
2086 break;
2087 case 8:
2088 r600_write_context_reg_seq(cs, CM_R_028BF8_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0, 14);
2089 r600_write_value(cs, cm_sample_locs_8x[0]);
2090 r600_write_value(cs, cm_sample_locs_8x[4]);
2091 r600_write_value(cs, 0);
2092 r600_write_value(cs, 0);
2093 r600_write_value(cs, cm_sample_locs_8x[1]);
2094 r600_write_value(cs, cm_sample_locs_8x[5]);
2095 r600_write_value(cs, 0);
2096 r600_write_value(cs, 0);
2097 r600_write_value(cs, cm_sample_locs_8x[2]);
2098 r600_write_value(cs, cm_sample_locs_8x[6]);
2099 r600_write_value(cs, 0);
2100 r600_write_value(cs, 0);
2101 r600_write_value(cs, cm_sample_locs_8x[3]);
2102 r600_write_value(cs, cm_sample_locs_8x[7]);
2103 max_dist = cm_max_dist_8x;
2104 break;
2105 case 16:
2106 r600_write_context_reg_seq(cs, CM_R_028BF8_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0, 16);
2107 r600_write_value(cs, cm_sample_locs_16x[0]);
2108 r600_write_value(cs, cm_sample_locs_16x[4]);
2109 r600_write_value(cs, cm_sample_locs_16x[8]);
2110 r600_write_value(cs, cm_sample_locs_16x[12]);
2111 r600_write_value(cs, cm_sample_locs_16x[1]);
2112 r600_write_value(cs, cm_sample_locs_16x[5]);
2113 r600_write_value(cs, cm_sample_locs_16x[9]);
2114 r600_write_value(cs, cm_sample_locs_16x[13]);
2115 r600_write_value(cs, cm_sample_locs_16x[2]);
2116 r600_write_value(cs, cm_sample_locs_16x[6]);
2117 r600_write_value(cs, cm_sample_locs_16x[10]);
2118 r600_write_value(cs, cm_sample_locs_16x[14]);
2119 r600_write_value(cs, cm_sample_locs_16x[3]);
2120 r600_write_value(cs, cm_sample_locs_16x[7]);
2121 r600_write_value(cs, cm_sample_locs_16x[11]);
2122 r600_write_value(cs, cm_sample_locs_16x[15]);
2123 max_dist = cm_max_dist_16x;
2124 break;
2125 }
2126
2127 if (nr_samples > 1) {
2128 unsigned log_samples = util_logbase2(nr_samples);
2129
2130 r600_write_context_reg_seq(cs, CM_R_028BDC_PA_SC_LINE_CNTL, 2);
2131 r600_write_value(cs, S_028C00_LAST_PIXEL(1) |
2132 S_028C00_EXPAND_LINE_WIDTH(1)); /* CM_R_028BDC_PA_SC_LINE_CNTL */
2133 r600_write_value(cs, S_028BE0_MSAA_NUM_SAMPLES(log_samples) |
2134 S_028BE0_MAX_SAMPLE_DIST(max_dist) |
2135 S_028BE0_MSAA_EXPOSED_SAMPLES(log_samples)); /* CM_R_028BE0_PA_SC_AA_CONFIG */
2136
2137 r600_write_context_reg(cs, CM_R_028804_DB_EQAA,
2138 S_028804_MAX_ANCHOR_SAMPLES(log_samples) |
2139 S_028804_PS_ITER_SAMPLES(log_samples) |
2140 S_028804_MASK_EXPORT_NUM_SAMPLES(log_samples) |
2141 S_028804_ALPHA_TO_MASK_NUM_SAMPLES(log_samples) |
2142 S_028804_HIGH_QUALITY_INTERSECTIONS(1) |
2143 S_028804_STATIC_ANCHOR_ASSOCIATIONS(1));
2144 } else {
2145 r600_write_context_reg_seq(cs, CM_R_028BDC_PA_SC_LINE_CNTL, 2);
2146 r600_write_value(cs, S_028C00_LAST_PIXEL(1)); /* CM_R_028BDC_PA_SC_LINE_CNTL */
2147 r600_write_value(cs, 0); /* CM_R_028BE0_PA_SC_AA_CONFIG */
2148
2149 r600_write_context_reg(cs, CM_R_028804_DB_EQAA,
2150 S_028804_HIGH_QUALITY_INTERSECTIONS(1) |
2151 S_028804_STATIC_ANCHOR_ASSOCIATIONS(1));
2152 }
2153 }
2154
2155 static void evergreen_emit_framebuffer_state(struct r600_context *rctx, struct r600_atom *atom)
2156 {
2157 struct radeon_winsys_cs *cs = rctx->rings.gfx.cs;
2158 struct pipe_framebuffer_state *state = &rctx->framebuffer.state;
2159 unsigned nr_cbufs = state->nr_cbufs;
2160 unsigned i, tl, br;
2161
2162 /* XXX support more colorbuffers once we need them */
2163 assert(nr_cbufs <= 8);
2164 if (nr_cbufs > 8)
2165 nr_cbufs = 8;
2166
2167 /* Colorbuffers. */
2168 for (i = 0; i < nr_cbufs; i++) {
2169 struct r600_surface *cb = (struct r600_surface*)state->cbufs[i];
2170 unsigned reloc = r600_context_bo_reloc(rctx,
2171 &rctx->rings.gfx,
2172 (struct r600_resource*)cb->base.texture,
2173 RADEON_USAGE_READWRITE);
2174
2175 r600_write_context_reg_seq(cs, R_028C60_CB_COLOR0_BASE + i * 0x3C, 11);
2176 r600_write_value(cs, cb->cb_color_base); /* R_028C60_CB_COLOR0_BASE */
2177 r600_write_value(cs, cb->cb_color_pitch); /* R_028C64_CB_COLOR0_PITCH */
2178 r600_write_value(cs, cb->cb_color_slice); /* R_028C68_CB_COLOR0_SLICE */
2179 r600_write_value(cs, cb->cb_color_view); /* R_028C6C_CB_COLOR0_VIEW */
2180 r600_write_value(cs, cb->cb_color_info); /* R_028C70_CB_COLOR0_INFO */
2181 r600_write_value(cs, cb->cb_color_attrib); /* R_028C74_CB_COLOR0_ATTRIB */
2182 r600_write_value(cs, cb->cb_color_dim); /* R_028C78_CB_COLOR0_DIM */
2183 r600_write_value(cs, cb->cb_color_cmask); /* R_028C7C_CB_COLOR0_CMASK */
2184 r600_write_value(cs, cb->cb_color_cmask_slice); /* R_028C80_CB_COLOR0_CMASK_SLICE */
2185 r600_write_value(cs, cb->cb_color_fmask); /* R_028C84_CB_COLOR0_FMASK */
2186 r600_write_value(cs, cb->cb_color_fmask_slice); /* R_028C88_CB_COLOR0_FMASK_SLICE */
2187
2188 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0)); /* R_028C60_CB_COLOR0_BASE */
2189 r600_write_value(cs, reloc);
2190
2191 if (!rctx->keep_tiling_flags) {
2192 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0)); /* R_028C70_CB_COLOR0_INFO */
2193 r600_write_value(cs, reloc);
2194 }
2195
2196 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0)); /* R_028C74_CB_COLOR0_ATTRIB */
2197 r600_write_value(cs, reloc);
2198
2199 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0)); /* R_028C7C_CB_COLOR0_CMASK */
2200 r600_write_value(cs, reloc);
2201
2202 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0)); /* R_028C84_CB_COLOR0_FMASK */
2203 r600_write_value(cs, reloc);
2204 }
2205 /* set CB_COLOR1_INFO for possible dual-src blending */
2206 if (i == 1 && !((struct r600_texture*)state->cbufs[0]->texture)->is_rat) {
2207 r600_write_context_reg(cs, R_028C70_CB_COLOR0_INFO + 1 * 0x3C,
2208 ((struct r600_surface*)state->cbufs[0])->cb_color_info);
2209
2210 if (!rctx->keep_tiling_flags) {
2211 unsigned reloc = r600_context_bo_reloc(rctx,
2212 &rctx->rings.gfx,
2213 (struct r600_resource*)state->cbufs[0]->texture,
2214 RADEON_USAGE_READWRITE);
2215
2216 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0)); /* R_028C70_CB_COLOR0_INFO */
2217 r600_write_value(cs, reloc);
2218 }
2219 i++;
2220 }
2221 if (rctx->keep_tiling_flags) {
2222 for (; i < 8 ; i++) {
2223 r600_write_context_reg(cs, R_028C70_CB_COLOR0_INFO + i * 0x3C, 0);
2224 }
2225 for (; i < 12; i++) {
2226 r600_write_context_reg(cs, R_028E50_CB_COLOR8_INFO + (i - 8) * 0x1C, 0);
2227 }
2228 }
2229
2230 /* ZS buffer. */
2231 if (state->zsbuf) {
2232 struct r600_surface *zb = (struct r600_surface*)state->zsbuf;
2233 unsigned reloc = r600_context_bo_reloc(rctx,
2234 &rctx->rings.gfx,
2235 (struct r600_resource*)state->zsbuf->texture,
2236 RADEON_USAGE_READWRITE);
2237
2238 r600_write_context_reg(cs, R_028B78_PA_SU_POLY_OFFSET_DB_FMT_CNTL,
2239 zb->pa_su_poly_offset_db_fmt_cntl);
2240 r600_write_context_reg(cs, R_028008_DB_DEPTH_VIEW, zb->db_depth_view);
2241
2242 r600_write_context_reg_seq(cs, R_028040_DB_Z_INFO, 8);
2243 r600_write_value(cs, zb->db_depth_info); /* R_028040_DB_Z_INFO */
2244 r600_write_value(cs, zb->db_stencil_info); /* R_028044_DB_STENCIL_INFO */
2245 r600_write_value(cs, zb->db_depth_base); /* R_028048_DB_Z_READ_BASE */
2246 r600_write_value(cs, zb->db_stencil_base); /* R_02804C_DB_STENCIL_READ_BASE */
2247 r600_write_value(cs, zb->db_depth_base); /* R_028050_DB_Z_WRITE_BASE */
2248 r600_write_value(cs, zb->db_stencil_base); /* R_028054_DB_STENCIL_WRITE_BASE */
2249 r600_write_value(cs, zb->db_depth_size); /* R_028058_DB_DEPTH_SIZE */
2250 r600_write_value(cs, zb->db_depth_slice); /* R_02805C_DB_DEPTH_SLICE */
2251
2252 if (!rctx->keep_tiling_flags) {
2253 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0)); /* R_028040_DB_Z_INFO */
2254 r600_write_value(cs, reloc);
2255 }
2256
2257 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0)); /* R_028048_DB_Z_READ_BASE */
2258 r600_write_value(cs, reloc);
2259
2260 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0)); /* R_02804C_DB_STENCIL_READ_BASE */
2261 r600_write_value(cs, reloc);
2262
2263 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0)); /* R_028050_DB_Z_WRITE_BASE */
2264 r600_write_value(cs, reloc);
2265
2266 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0)); /* R_028054_DB_STENCIL_WRITE_BASE */
2267 r600_write_value(cs, reloc);
2268 } else if (rctx->screen->info.drm_minor >= 18) {
2269 /* DRM 2.6.18 allows the INVALID format to disable depth/stencil.
2270 * Older kernels are out of luck. */
2271 r600_write_context_reg_seq(cs, R_028040_DB_Z_INFO, 2);
2272 r600_write_value(cs, S_028040_FORMAT(V_028040_Z_INVALID)); /* R_028040_DB_Z_INFO */
2273 r600_write_value(cs, S_028044_FORMAT(V_028044_STENCIL_INVALID)); /* R_028044_DB_STENCIL_INFO */
2274 }
2275
2276 /* Framebuffer dimensions. */
2277 evergreen_get_scissor_rect(rctx, 0, 0, state->width, state->height, &tl, &br);
2278
2279 r600_write_context_reg_seq(cs, R_028204_PA_SC_WINDOW_SCISSOR_TL, 2);
2280 r600_write_value(cs, tl); /* R_028204_PA_SC_WINDOW_SCISSOR_TL */
2281 r600_write_value(cs, br); /* R_028208_PA_SC_WINDOW_SCISSOR_BR */
2282
2283 if (rctx->chip_class == EVERGREEN) {
2284 evergreen_emit_msaa_state(rctx, rctx->framebuffer.nr_samples);
2285 } else {
2286 cayman_emit_msaa_state(rctx, rctx->framebuffer.nr_samples);
2287 }
2288 }
2289
2290 static void evergreen_emit_polygon_offset(struct r600_context *rctx, struct r600_atom *a)
2291 {
2292 struct radeon_winsys_cs *cs = rctx->rings.gfx.cs;
2293 struct r600_poly_offset_state *state = (struct r600_poly_offset_state*)a;
2294 float offset_units = state->offset_units;
2295 float offset_scale = state->offset_scale;
2296
2297 switch (state->zs_format) {
2298 case PIPE_FORMAT_Z24X8_UNORM:
2299 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
2300 case PIPE_FORMAT_X8Z24_UNORM:
2301 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
2302 offset_units *= 2.0f;
2303 break;
2304 case PIPE_FORMAT_Z16_UNORM:
2305 offset_units *= 4.0f;
2306 break;
2307 default:;
2308 }
2309
2310 r600_write_context_reg_seq(cs, R_028B80_PA_SU_POLY_OFFSET_FRONT_SCALE, 4);
2311 r600_write_value(cs, fui(offset_scale));
2312 r600_write_value(cs, fui(offset_units));
2313 r600_write_value(cs, fui(offset_scale));
2314 r600_write_value(cs, fui(offset_units));
2315 }
2316
2317 static void evergreen_emit_cb_misc_state(struct r600_context *rctx, struct r600_atom *atom)
2318 {
2319 struct radeon_winsys_cs *cs = rctx->rings.gfx.cs;
2320 struct r600_cb_misc_state *a = (struct r600_cb_misc_state*)atom;
2321 unsigned fb_colormask = (1ULL << ((unsigned)a->nr_cbufs * 4)) - 1;
2322 unsigned ps_colormask = (1ULL << ((unsigned)a->nr_ps_color_outputs * 4)) - 1;
2323
2324 r600_write_context_reg_seq(cs, R_028238_CB_TARGET_MASK, 2);
2325 r600_write_value(cs, a->blend_colormask & fb_colormask); /* R_028238_CB_TARGET_MASK */
2326 /* Always enable the first colorbuffer in CB_SHADER_MASK. This
2327 * will assure that the alpha-test will work even if there is
2328 * no colorbuffer bound. */
2329 r600_write_value(cs, 0xf | (a->dual_src_blend ? ps_colormask : 0) | fb_colormask); /* R_02823C_CB_SHADER_MASK */
2330 }
2331
2332 static void evergreen_emit_db_state(struct r600_context *rctx, struct r600_atom *atom)
2333 {
2334 struct radeon_winsys_cs *cs = rctx->rings.gfx.cs;
2335 struct r600_db_state *a = (struct r600_db_state*)atom;
2336
2337 if (a->rsurf && a->rsurf->htile_enabled) {
2338 struct r600_texture *rtex = (struct r600_texture *)a->rsurf->base.texture;
2339 unsigned reloc_idx;
2340
2341 r600_write_context_reg(cs, R_02802C_DB_DEPTH_CLEAR, fui(rtex->depth_clear));
2342 r600_write_context_reg(cs, R_028ABC_DB_HTILE_SURFACE, a->rsurf->db_htile_surface);
2343 r600_write_context_reg(cs, R_028AC8_DB_PRELOAD_CONTROL, a->rsurf->db_preload_control);
2344 r600_write_context_reg(cs, R_028014_DB_HTILE_DATA_BASE, a->rsurf->db_htile_data_base);
2345 reloc_idx = r600_context_bo_reloc(rctx, &rctx->rings.gfx, rtex->htile, RADEON_USAGE_READWRITE);
2346 cs->buf[cs->cdw++] = PKT3(PKT3_NOP, 0, 0);
2347 cs->buf[cs->cdw++] = reloc_idx;
2348 } else {
2349 r600_write_context_reg(cs, R_028ABC_DB_HTILE_SURFACE, 0);
2350 r600_write_context_reg(cs, R_028AC8_DB_PRELOAD_CONTROL, 0);
2351 }
2352 }
2353
2354 static void evergreen_emit_db_misc_state(struct r600_context *rctx, struct r600_atom *atom)
2355 {
2356 struct radeon_winsys_cs *cs = rctx->rings.gfx.cs;
2357 struct r600_db_misc_state *a = (struct r600_db_misc_state*)atom;
2358 unsigned db_render_control = 0;
2359 unsigned db_count_control = 0;
2360 unsigned db_render_override =
2361 S_02800C_FORCE_HIS_ENABLE0(V_02800C_FORCE_DISABLE) |
2362 S_02800C_FORCE_HIS_ENABLE1(V_02800C_FORCE_DISABLE);
2363
2364 if (a->occlusion_query_enabled) {
2365 db_count_control |= S_028004_PERFECT_ZPASS_COUNTS(1);
2366 if (rctx->chip_class == CAYMAN) {
2367 db_count_control |= S_028004_SAMPLE_RATE(a->log_samples);
2368 }
2369 db_render_override |= S_02800C_NOOP_CULL_DISABLE(1);
2370 }
2371 /* FIXME we should be able to use hyperz even if we are not writing to
2372 * zbuffer but somehow this trigger GPU lockup. See :
2373 *
2374 * https://bugs.freedesktop.org/show_bug.cgi?id=60848
2375 *
2376 * Disable hyperz for now if not writing to zbuffer.
2377 */
2378 if (rctx->db_state.rsurf && rctx->db_state.rsurf->htile_enabled && rctx->zwritemask) {
2379 /* FORCE_OFF means HiZ/HiS are determined by DB_SHADER_CONTROL */
2380 db_render_override |= S_02800C_FORCE_HIZ_ENABLE(V_02800C_FORCE_OFF);
2381 /* This is to fix a lockup when hyperz and alpha test are enabled at
2382 * the same time somehow GPU get confuse on which order to pick for
2383 * z test
2384 */
2385 if (rctx->alphatest_state.sx_alpha_test_control) {
2386 db_render_override |= S_02800C_FORCE_SHADER_Z_ORDER(1);
2387 }
2388 } else {
2389 db_render_override |= S_02800C_FORCE_HIZ_ENABLE(V_02800C_FORCE_DISABLE);
2390 }
2391 if (a->flush_depthstencil_through_cb) {
2392 assert(a->copy_depth || a->copy_stencil);
2393
2394 db_render_control |= S_028000_DEPTH_COPY_ENABLE(a->copy_depth) |
2395 S_028000_STENCIL_COPY_ENABLE(a->copy_stencil) |
2396 S_028000_COPY_CENTROID(1) |
2397 S_028000_COPY_SAMPLE(a->copy_sample);
2398 } else if (a->flush_depthstencil_in_place) {
2399 db_render_control |= S_028000_DEPTH_COMPRESS_DISABLE(1) |
2400 S_028000_STENCIL_COMPRESS_DISABLE(1);
2401 db_render_override |= S_02800C_DISABLE_PIXEL_RATE_TILES(1);
2402 }
2403 if (a->htile_clear) {
2404 /* FIXME we might want to disable cliprect here */
2405 db_render_control |= S_028000_DEPTH_CLEAR_ENABLE(1);
2406 }
2407
2408 r600_write_context_reg_seq(cs, R_028000_DB_RENDER_CONTROL, 2);
2409 r600_write_value(cs, db_render_control); /* R_028000_DB_RENDER_CONTROL */
2410 r600_write_value(cs, db_count_control); /* R_028004_DB_COUNT_CONTROL */
2411 r600_write_context_reg(cs, R_02800C_DB_RENDER_OVERRIDE, db_render_override);
2412 r600_write_context_reg(cs, R_02880C_DB_SHADER_CONTROL, a->db_shader_control);
2413 }
2414
2415 static void evergreen_emit_vertex_buffers(struct r600_context *rctx,
2416 struct r600_vertexbuf_state *state,
2417 unsigned resource_offset,
2418 unsigned pkt_flags)
2419 {
2420 struct radeon_winsys_cs *cs = rctx->rings.gfx.cs;
2421 uint32_t dirty_mask = state->dirty_mask;
2422
2423 while (dirty_mask) {
2424 struct pipe_vertex_buffer *vb;
2425 struct r600_resource *rbuffer;
2426 uint64_t va;
2427 unsigned buffer_index = u_bit_scan(&dirty_mask);
2428
2429 vb = &state->vb[buffer_index];
2430 rbuffer = (struct r600_resource*)vb->buffer;
2431 assert(rbuffer);
2432
2433 va = r600_resource_va(&rctx->screen->screen, &rbuffer->b.b);
2434 va += vb->buffer_offset;
2435
2436 /* fetch resources start at index 992 */
2437 r600_write_value(cs, PKT3(PKT3_SET_RESOURCE, 8, 0) | pkt_flags);
2438 r600_write_value(cs, (resource_offset + buffer_index) * 8);
2439 r600_write_value(cs, va); /* RESOURCEi_WORD0 */
2440 r600_write_value(cs, rbuffer->buf->size - vb->buffer_offset - 1); /* RESOURCEi_WORD1 */
2441 r600_write_value(cs, /* RESOURCEi_WORD2 */
2442 S_030008_ENDIAN_SWAP(r600_endian_swap(32)) |
2443 S_030008_STRIDE(vb->stride) |
2444 S_030008_BASE_ADDRESS_HI(va >> 32UL));
2445 r600_write_value(cs, /* RESOURCEi_WORD3 */
2446 S_03000C_DST_SEL_X(V_03000C_SQ_SEL_X) |
2447 S_03000C_DST_SEL_Y(V_03000C_SQ_SEL_Y) |
2448 S_03000C_DST_SEL_Z(V_03000C_SQ_SEL_Z) |
2449 S_03000C_DST_SEL_W(V_03000C_SQ_SEL_W));
2450 r600_write_value(cs, 0); /* RESOURCEi_WORD4 */
2451 r600_write_value(cs, 0); /* RESOURCEi_WORD5 */
2452 r600_write_value(cs, 0); /* RESOURCEi_WORD6 */
2453 r600_write_value(cs, 0xc0000000); /* RESOURCEi_WORD7 */
2454
2455 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0) | pkt_flags);
2456 r600_write_value(cs, r600_context_bo_reloc(rctx, &rctx->rings.gfx, rbuffer, RADEON_USAGE_READ));
2457 }
2458 state->dirty_mask = 0;
2459 }
2460
2461 static void evergreen_fs_emit_vertex_buffers(struct r600_context *rctx, struct r600_atom * atom)
2462 {
2463 evergreen_emit_vertex_buffers(rctx, &rctx->vertex_buffer_state, 992, 0);
2464 }
2465
2466 static void evergreen_cs_emit_vertex_buffers(struct r600_context *rctx, struct r600_atom * atom)
2467 {
2468 evergreen_emit_vertex_buffers(rctx, &rctx->cs_vertex_buffer_state, 816,
2469 RADEON_CP_PACKET3_COMPUTE_MODE);
2470 }
2471
2472 static void evergreen_emit_constant_buffers(struct r600_context *rctx,
2473 struct r600_constbuf_state *state,
2474 unsigned buffer_id_base,
2475 unsigned reg_alu_constbuf_size,
2476 unsigned reg_alu_const_cache)
2477 {
2478 struct radeon_winsys_cs *cs = rctx->rings.gfx.cs;
2479 uint32_t dirty_mask = state->dirty_mask;
2480
2481 while (dirty_mask) {
2482 struct pipe_constant_buffer *cb;
2483 struct r600_resource *rbuffer;
2484 uint64_t va;
2485 unsigned buffer_index = ffs(dirty_mask) - 1;
2486
2487 cb = &state->cb[buffer_index];
2488 rbuffer = (struct r600_resource*)cb->buffer;
2489 assert(rbuffer);
2490
2491 va = r600_resource_va(&rctx->screen->screen, &rbuffer->b.b);
2492 va += cb->buffer_offset;
2493
2494 r600_write_context_reg(cs, reg_alu_constbuf_size + buffer_index * 4,
2495 ALIGN_DIVUP(cb->buffer_size >> 4, 16));
2496 r600_write_context_reg(cs, reg_alu_const_cache + buffer_index * 4, va >> 8);
2497
2498 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0));
2499 r600_write_value(cs, r600_context_bo_reloc(rctx, &rctx->rings.gfx, rbuffer, RADEON_USAGE_READ));
2500
2501 r600_write_value(cs, PKT3(PKT3_SET_RESOURCE, 8, 0));
2502 r600_write_value(cs, (buffer_id_base + buffer_index) * 8);
2503 r600_write_value(cs, va); /* RESOURCEi_WORD0 */
2504 r600_write_value(cs, rbuffer->buf->size - cb->buffer_offset - 1); /* RESOURCEi_WORD1 */
2505 r600_write_value(cs, /* RESOURCEi_WORD2 */
2506 S_030008_ENDIAN_SWAP(r600_endian_swap(32)) |
2507 S_030008_STRIDE(16) |
2508 S_030008_BASE_ADDRESS_HI(va >> 32UL));
2509 r600_write_value(cs, /* RESOURCEi_WORD3 */
2510 S_03000C_DST_SEL_X(V_03000C_SQ_SEL_X) |
2511 S_03000C_DST_SEL_Y(V_03000C_SQ_SEL_Y) |
2512 S_03000C_DST_SEL_Z(V_03000C_SQ_SEL_Z) |
2513 S_03000C_DST_SEL_W(V_03000C_SQ_SEL_W));
2514 r600_write_value(cs, 0); /* RESOURCEi_WORD4 */
2515 r600_write_value(cs, 0); /* RESOURCEi_WORD5 */
2516 r600_write_value(cs, 0); /* RESOURCEi_WORD6 */
2517 r600_write_value(cs, 0xc0000000); /* RESOURCEi_WORD7 */
2518
2519 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0));
2520 r600_write_value(cs, r600_context_bo_reloc(rctx, &rctx->rings.gfx, rbuffer, RADEON_USAGE_READ));
2521
2522 dirty_mask &= ~(1 << buffer_index);
2523 }
2524 state->dirty_mask = 0;
2525 }
2526
2527 static void evergreen_emit_vs_constant_buffers(struct r600_context *rctx, struct r600_atom *atom)
2528 {
2529 evergreen_emit_constant_buffers(rctx, &rctx->constbuf_state[PIPE_SHADER_VERTEX], 176,
2530 R_028180_ALU_CONST_BUFFER_SIZE_VS_0,
2531 R_028980_ALU_CONST_CACHE_VS_0);
2532 }
2533
2534 static void evergreen_emit_gs_constant_buffers(struct r600_context *rctx, struct r600_atom *atom)
2535 {
2536 evergreen_emit_constant_buffers(rctx, &rctx->constbuf_state[PIPE_SHADER_GEOMETRY], 336,
2537 R_0281C0_ALU_CONST_BUFFER_SIZE_GS_0,
2538 R_0289C0_ALU_CONST_CACHE_GS_0);
2539 }
2540
2541 static void evergreen_emit_ps_constant_buffers(struct r600_context *rctx, struct r600_atom *atom)
2542 {
2543 evergreen_emit_constant_buffers(rctx, &rctx->constbuf_state[PIPE_SHADER_FRAGMENT], 0,
2544 R_028140_ALU_CONST_BUFFER_SIZE_PS_0,
2545 R_028940_ALU_CONST_CACHE_PS_0);
2546 }
2547
2548 static void evergreen_emit_sampler_views(struct r600_context *rctx,
2549 struct r600_samplerview_state *state,
2550 unsigned resource_id_base)
2551 {
2552 struct radeon_winsys_cs *cs = rctx->rings.gfx.cs;
2553 uint32_t dirty_mask = state->dirty_mask;
2554
2555 while (dirty_mask) {
2556 struct r600_pipe_sampler_view *rview;
2557 unsigned resource_index = u_bit_scan(&dirty_mask);
2558 unsigned reloc;
2559
2560 rview = state->views[resource_index];
2561 assert(rview);
2562
2563 r600_write_value(cs, PKT3(PKT3_SET_RESOURCE, 8, 0));
2564 r600_write_value(cs, (resource_id_base + resource_index) * 8);
2565 r600_write_array(cs, 8, rview->tex_resource_words);
2566
2567 reloc = r600_context_bo_reloc(rctx, &rctx->rings.gfx, rview->tex_resource,
2568 RADEON_USAGE_READ);
2569 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0));
2570 r600_write_value(cs, reloc);
2571
2572 if (!rview->skip_mip_address_reloc) {
2573 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0));
2574 r600_write_value(cs, reloc);
2575 }
2576 }
2577 state->dirty_mask = 0;
2578 }
2579
2580 static void evergreen_emit_vs_sampler_views(struct r600_context *rctx, struct r600_atom *atom)
2581 {
2582 evergreen_emit_sampler_views(rctx, &rctx->samplers[PIPE_SHADER_VERTEX].views, 176 + R600_MAX_CONST_BUFFERS);
2583 }
2584
2585 static void evergreen_emit_gs_sampler_views(struct r600_context *rctx, struct r600_atom *atom)
2586 {
2587 evergreen_emit_sampler_views(rctx, &rctx->samplers[PIPE_SHADER_GEOMETRY].views, 336 + R600_MAX_CONST_BUFFERS);
2588 }
2589
2590 static void evergreen_emit_ps_sampler_views(struct r600_context *rctx, struct r600_atom *atom)
2591 {
2592 evergreen_emit_sampler_views(rctx, &rctx->samplers[PIPE_SHADER_FRAGMENT].views, R600_MAX_CONST_BUFFERS);
2593 }
2594
2595 static void evergreen_emit_sampler_states(struct r600_context *rctx,
2596 struct r600_textures_info *texinfo,
2597 unsigned resource_id_base,
2598 unsigned border_index_reg)
2599 {
2600 struct radeon_winsys_cs *cs = rctx->rings.gfx.cs;
2601 uint32_t dirty_mask = texinfo->states.dirty_mask;
2602
2603 while (dirty_mask) {
2604 struct r600_pipe_sampler_state *rstate;
2605 unsigned i = u_bit_scan(&dirty_mask);
2606
2607 rstate = texinfo->states.states[i];
2608 assert(rstate);
2609
2610 r600_write_value(cs, PKT3(PKT3_SET_SAMPLER, 3, 0));
2611 r600_write_value(cs, (resource_id_base + i) * 3);
2612 r600_write_array(cs, 3, rstate->tex_sampler_words);
2613
2614 if (rstate->border_color_use) {
2615 r600_write_config_reg_seq(cs, border_index_reg, 5);
2616 r600_write_value(cs, i);
2617 r600_write_array(cs, 4, rstate->border_color.ui);
2618 }
2619 }
2620 texinfo->states.dirty_mask = 0;
2621 }
2622
2623 static void evergreen_emit_vs_sampler_states(struct r600_context *rctx, struct r600_atom *atom)
2624 {
2625 evergreen_emit_sampler_states(rctx, &rctx->samplers[PIPE_SHADER_VERTEX], 18, R_00A414_TD_VS_SAMPLER0_BORDER_INDEX);
2626 }
2627
2628 static void evergreen_emit_gs_sampler_states(struct r600_context *rctx, struct r600_atom *atom)
2629 {
2630 evergreen_emit_sampler_states(rctx, &rctx->samplers[PIPE_SHADER_GEOMETRY], 36, R_00A428_TD_GS_SAMPLER0_BORDER_INDEX);
2631 }
2632
2633 static void evergreen_emit_ps_sampler_states(struct r600_context *rctx, struct r600_atom *atom)
2634 {
2635 evergreen_emit_sampler_states(rctx, &rctx->samplers[PIPE_SHADER_FRAGMENT], 0, R_00A400_TD_PS_SAMPLER0_BORDER_INDEX);
2636 }
2637
2638 static void evergreen_emit_sample_mask(struct r600_context *rctx, struct r600_atom *a)
2639 {
2640 struct r600_sample_mask *s = (struct r600_sample_mask*)a;
2641 uint8_t mask = s->sample_mask;
2642
2643 r600_write_context_reg(rctx->rings.gfx.cs, R_028C3C_PA_SC_AA_MASK,
2644 mask | (mask << 8) | (mask << 16) | (mask << 24));
2645 }
2646
2647 static void cayman_emit_sample_mask(struct r600_context *rctx, struct r600_atom *a)
2648 {
2649 struct r600_sample_mask *s = (struct r600_sample_mask*)a;
2650 struct radeon_winsys_cs *cs = rctx->rings.gfx.cs;
2651 uint16_t mask = s->sample_mask;
2652
2653 r600_write_context_reg_seq(cs, CM_R_028C38_PA_SC_AA_MASK_X0Y0_X1Y0, 2);
2654 r600_write_value(cs, mask | (mask << 16)); /* X0Y0_X1Y0 */
2655 r600_write_value(cs, mask | (mask << 16)); /* X0Y1_X1Y1 */
2656 }
2657
2658 static void evergreen_emit_vertex_fetch_shader(struct r600_context *rctx, struct r600_atom *a)
2659 {
2660 struct radeon_winsys_cs *cs = rctx->rings.gfx.cs;
2661 struct r600_cso_state *state = (struct r600_cso_state*)a;
2662 struct r600_fetch_shader *shader = (struct r600_fetch_shader*)state->cso;
2663
2664 r600_write_context_reg(cs, R_0288A4_SQ_PGM_START_FS,
2665 (r600_resource_va(rctx->context.screen, &shader->buffer->b.b) + shader->offset) >> 8);
2666 r600_write_value(cs, PKT3(PKT3_NOP, 0, 0));
2667 r600_write_value(cs, r600_context_bo_reloc(rctx, &rctx->rings.gfx, shader->buffer, RADEON_USAGE_READ));
2668 }
2669
2670 void cayman_init_common_regs(struct r600_command_buffer *cb,
2671 enum chip_class ctx_chip_class,
2672 enum radeon_family ctx_family,
2673 int ctx_drm_minor)
2674 {
2675 r600_store_config_reg_seq(cb, R_008C00_SQ_CONFIG, 2);
2676 r600_store_value(cb, S_008C00_EXPORT_SRC_C(1)); /* R_008C00_SQ_CONFIG */
2677 /* always set the temp clauses */
2678 r600_store_value(cb, S_008C04_NUM_CLAUSE_TEMP_GPRS(4)); /* R_008C04_SQ_GPR_RESOURCE_MGMT_1 */
2679
2680 r600_store_config_reg_seq(cb, R_008C10_SQ_GLOBAL_GPR_RESOURCE_MGMT_1, 2);
2681 r600_store_value(cb, 0); /* R_008C10_SQ_GLOBAL_GPR_RESOURCE_MGMT_1 */
2682 r600_store_value(cb, 0); /* R_008C14_SQ_GLOBAL_GPR_RESOURCE_MGMT_2 */
2683
2684 r600_store_config_reg(cb, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, (1 << 8));
2685
2686 r600_store_context_reg(cb, R_028A4C_PA_SC_MODE_CNTL_1, 0);
2687
2688 r600_store_context_reg(cb, R_028354_SX_SURFACE_SYNC, S_028354_SURFACE_SYNC_MASK(0xf));
2689
2690 r600_store_context_reg(cb, R_028800_DB_DEPTH_CONTROL, 0);
2691 }
2692
2693 static void cayman_init_atom_start_cs(struct r600_context *rctx)
2694 {
2695 struct r600_command_buffer *cb = &rctx->start_cs_cmd;
2696
2697 r600_init_command_buffer(cb, 256);
2698
2699 /* This must be first. */
2700 r600_store_value(cb, PKT3(PKT3_CONTEXT_CONTROL, 1, 0));
2701 r600_store_value(cb, 0x80000000);
2702 r600_store_value(cb, 0x80000000);
2703
2704 /* We're setting config registers here. */
2705 r600_store_value(cb, PKT3(PKT3_EVENT_WRITE, 0, 0));
2706 r600_store_value(cb, EVENT_TYPE(EVENT_TYPE_PS_PARTIAL_FLUSH) | EVENT_INDEX(4));
2707
2708 cayman_init_common_regs(cb, rctx->chip_class,
2709 rctx->family, rctx->screen->info.drm_minor);
2710
2711 r600_store_config_reg(cb, R_009100_SPI_CONFIG_CNTL, 0);
2712 r600_store_config_reg(cb, R_00913C_SPI_CONFIG_CNTL_1, S_00913C_VTX_DONE_DELAY(4));
2713
2714 r600_store_context_reg_seq(cb, R_028900_SQ_ESGS_RING_ITEMSIZE, 6);
2715 r600_store_value(cb, 0); /* R_028900_SQ_ESGS_RING_ITEMSIZE */
2716 r600_store_value(cb, 0); /* R_028904_SQ_GSVS_RING_ITEMSIZE */
2717 r600_store_value(cb, 0); /* R_028908_SQ_ESTMP_RING_ITEMSIZE */
2718 r600_store_value(cb, 0); /* R_02890C_SQ_GSTMP_RING_ITEMSIZE */
2719 r600_store_value(cb, 0); /* R_028910_SQ_VSTMP_RING_ITEMSIZE */
2720 r600_store_value(cb, 0); /* R_028914_SQ_PSTMP_RING_ITEMSIZE */
2721
2722 r600_store_context_reg_seq(cb, R_02891C_SQ_GS_VERT_ITEMSIZE, 4);
2723 r600_store_value(cb, 0); /* R_02891C_SQ_GS_VERT_ITEMSIZE */
2724 r600_store_value(cb, 0); /* R_028920_SQ_GS_VERT_ITEMSIZE_1 */
2725 r600_store_value(cb, 0); /* R_028924_SQ_GS_VERT_ITEMSIZE_2 */
2726 r600_store_value(cb, 0); /* R_028928_SQ_GS_VERT_ITEMSIZE_3 */
2727
2728 r600_store_context_reg_seq(cb, R_028A10_VGT_OUTPUT_PATH_CNTL, 13);
2729 r600_store_value(cb, 0); /* R_028A10_VGT_OUTPUT_PATH_CNTL */
2730 r600_store_value(cb, 0); /* R_028A14_VGT_HOS_CNTL */
2731 r600_store_value(cb, 0); /* R_028A18_VGT_HOS_MAX_TESS_LEVEL */
2732 r600_store_value(cb, 0); /* R_028A1C_VGT_HOS_MIN_TESS_LEVEL */
2733 r600_store_value(cb, 0); /* R_028A20_VGT_HOS_REUSE_DEPTH */
2734 r600_store_value(cb, 0); /* R_028A24_VGT_GROUP_PRIM_TYPE */
2735 r600_store_value(cb, 0); /* R_028A28_VGT_GROUP_FIRST_DECR */
2736 r600_store_value(cb, 0); /* R_028A2C_VGT_GROUP_DECR */
2737 r600_store_value(cb, 0); /* R_028A30_VGT_GROUP_VECT_0_CNTL */
2738 r600_store_value(cb, 0); /* R_028A34_VGT_GROUP_VECT_1_CNTL */
2739 r600_store_value(cb, 0); /* R_028A38_VGT_GROUP_VECT_0_FMT_CNTL */
2740 r600_store_value(cb, 0); /* R_028A3C_VGT_GROUP_VECT_1_FMT_CNTL */
2741 r600_store_value(cb, 0); /* R_028A40_VGT_GS_MODE */
2742
2743 r600_store_context_reg_seq(cb, R_028B94_VGT_STRMOUT_CONFIG, 2);
2744 r600_store_value(cb, 0); /* R_028B94_VGT_STRMOUT_CONFIG */
2745 r600_store_value(cb, 0); /* R_028B98_VGT_STRMOUT_BUFFER_CONFIG */
2746
2747 r600_store_context_reg_seq(cb, R_028AB4_VGT_REUSE_OFF, 2);
2748 r600_store_value(cb, 0); /* R_028AB4_VGT_REUSE_OFF */
2749 r600_store_value(cb, 0); /* R_028AB8_VGT_VTX_CNT_EN */
2750
2751 r600_store_config_reg(cb, R_008A14_PA_CL_ENHANCE, (3 << 1) | 1);
2752
2753 r600_store_context_reg(cb, CM_R_028AA8_IA_MULTI_VGT_PARAM, S_028AA8_SWITCH_ON_EOP(1) | S_028AA8_PARTIAL_VS_WAVE_ON(1) | S_028AA8_PRIMGROUP_SIZE(63));
2754
2755 r600_store_context_reg_seq(cb, CM_R_028BD4_PA_SC_CENTROID_PRIORITY_0, 2);
2756 r600_store_value(cb, 0x76543210); /* CM_R_028BD4_PA_SC_CENTROID_PRIORITY_0 */
2757 r600_store_value(cb, 0xfedcba98); /* CM_R_028BD8_PA_SC_CENTROID_PRIORITY_1 */
2758
2759 r600_store_context_reg_seq(cb, CM_R_0288E8_SQ_LDS_ALLOC, 2);
2760 r600_store_value(cb, 0); /* CM_R_0288E8_SQ_LDS_ALLOC */
2761 r600_store_value(cb, 0); /* R_0288EC_SQ_LDS_ALLOC_PS */
2762
2763 r600_store_context_reg(cb, R_0288F0_SQ_VTX_SEMANTIC_CLEAR, ~0);
2764
2765 r600_store_context_reg_seq(cb, R_028400_VGT_MAX_VTX_INDX, 2);
2766 r600_store_value(cb, ~0); /* R_028400_VGT_MAX_VTX_INDX */
2767 r600_store_value(cb, 0); /* R_028404_VGT_MIN_VTX_INDX */
2768
2769 r600_store_ctl_const(cb, R_03CFF0_SQ_VTX_BASE_VTX_LOC, 0);
2770
2771 r600_store_context_reg(cb, R_028028_DB_STENCIL_CLEAR, 0);
2772
2773 r600_store_context_reg(cb, R_0286DC_SPI_FOG_CNTL, 0);
2774
2775 r600_store_context_reg_seq(cb, R_028AC0_DB_SRESULTS_COMPARE_STATE0, 3);
2776 r600_store_value(cb, 0); /* R_028AC0_DB_SRESULTS_COMPARE_STATE0 */
2777 r600_store_value(cb, 0); /* R_028AC4_DB_SRESULTS_COMPARE_STATE1 */
2778 r600_store_value(cb, 0); /* R_028AC8_DB_PRELOAD_CONTROL */
2779
2780 r600_store_context_reg(cb, R_028200_PA_SC_WINDOW_OFFSET, 0);
2781 r600_store_context_reg(cb, R_02820C_PA_SC_CLIPRECT_RULE, 0xFFFF);
2782
2783 r600_store_context_reg_seq(cb, R_0282D0_PA_SC_VPORT_ZMIN_0, 2);
2784 r600_store_value(cb, 0); /* R_0282D0_PA_SC_VPORT_ZMIN_0 */
2785 r600_store_value(cb, 0x3F800000); /* R_0282D4_PA_SC_VPORT_ZMAX_0 */
2786
2787 r600_store_context_reg(cb, R_028230_PA_SC_EDGERULE, 0xAAAAAAAA);
2788 r600_store_context_reg(cb, R_028818_PA_CL_VTE_CNTL, 0x0000043F);
2789 r600_store_context_reg(cb, R_028820_PA_CL_NANINF_CNTL, 0);
2790
2791 r600_store_context_reg_seq(cb, CM_R_028BE8_PA_CL_GB_VERT_CLIP_ADJ, 4);
2792 r600_store_value(cb, 0x3F800000); /* CM_R_028BE8_PA_CL_GB_VERT_CLIP_ADJ */
2793 r600_store_value(cb, 0x3F800000); /* CM_R_028BEC_PA_CL_GB_VERT_DISC_ADJ */
2794 r600_store_value(cb, 0x3F800000); /* CM_R_028BF0_PA_CL_GB_HORZ_CLIP_ADJ */
2795 r600_store_value(cb, 0x3F800000); /* CM_R_028BF4_PA_CL_GB_HORZ_DISC_ADJ */
2796
2797 r600_store_context_reg_seq(cb, R_028240_PA_SC_GENERIC_SCISSOR_TL, 2);
2798 r600_store_value(cb, 0); /* R_028240_PA_SC_GENERIC_SCISSOR_TL */
2799 r600_store_value(cb, S_028244_BR_X(16384) | S_028244_BR_Y(16384)); /* R_028244_PA_SC_GENERIC_SCISSOR_BR */
2800
2801 r600_store_context_reg_seq(cb, R_028030_PA_SC_SCREEN_SCISSOR_TL, 2);
2802 r600_store_value(cb, 0); /* R_028030_PA_SC_SCREEN_SCISSOR_TL */
2803 r600_store_value(cb, S_028034_BR_X(16384) | S_028034_BR_Y(16384)); /* R_028034_PA_SC_SCREEN_SCISSOR_BR */
2804
2805 r600_store_context_reg(cb, R_028848_SQ_PGM_RESOURCES_2_PS, S_028848_SINGLE_ROUND(V_SQ_ROUND_NEAREST_EVEN));
2806 r600_store_context_reg(cb, R_028864_SQ_PGM_RESOURCES_2_VS, S_028864_SINGLE_ROUND(V_SQ_ROUND_NEAREST_EVEN));
2807 r600_store_context_reg(cb, R_0288A8_SQ_PGM_RESOURCES_FS, 0);
2808
2809 /* to avoid GPU doing any preloading of constant from random address */
2810 r600_store_context_reg_seq(cb, R_028140_ALU_CONST_BUFFER_SIZE_PS_0, 16);
2811 r600_store_value(cb, 0); /* R_028140_ALU_CONST_BUFFER_SIZE_PS_0 */
2812 r600_store_value(cb, 0);
2813 r600_store_value(cb, 0);
2814 r600_store_value(cb, 0);
2815 r600_store_value(cb, 0);
2816 r600_store_value(cb, 0);
2817 r600_store_value(cb, 0);
2818 r600_store_value(cb, 0);
2819 r600_store_value(cb, 0);
2820 r600_store_value(cb, 0);
2821 r600_store_value(cb, 0);
2822 r600_store_value(cb, 0);
2823 r600_store_value(cb, 0);
2824 r600_store_value(cb, 0);
2825 r600_store_value(cb, 0);
2826 r600_store_value(cb, 0);
2827
2828 r600_store_context_reg_seq(cb, R_028180_ALU_CONST_BUFFER_SIZE_VS_0, 16);
2829 r600_store_value(cb, 0); /* R_028180_ALU_CONST_BUFFER_SIZE_VS_0 */
2830 r600_store_value(cb, 0);
2831 r600_store_value(cb, 0);
2832 r600_store_value(cb, 0);
2833 r600_store_value(cb, 0);
2834 r600_store_value(cb, 0);
2835 r600_store_value(cb, 0);
2836 r600_store_value(cb, 0);
2837 r600_store_value(cb, 0);
2838 r600_store_value(cb, 0);
2839 r600_store_value(cb, 0);
2840 r600_store_value(cb, 0);
2841 r600_store_value(cb, 0);
2842 r600_store_value(cb, 0);
2843 r600_store_value(cb, 0);
2844 r600_store_value(cb, 0);
2845
2846 if (rctx->screen->has_streamout) {
2847 r600_store_context_reg(cb, R_028B28_VGT_STRMOUT_DRAW_OPAQUE_OFFSET, 0);
2848 }
2849
2850 r600_store_context_reg(cb, R_028010_DB_RENDER_OVERRIDE2, 0);
2851 r600_store_context_reg(cb, R_028234_PA_SU_HARDWARE_SCREEN_OFFSET, 0);
2852 r600_store_context_reg(cb, R_0286C8_SPI_THREAD_GROUPING, 0);
2853 r600_store_context_reg_seq(cb, R_0286E4_SPI_PS_IN_CONTROL_2, 2);
2854 r600_store_value(cb, 0); /* R_0286E4_SPI_PS_IN_CONTROL_2 */
2855 r600_store_value(cb, 0); /* R_0286E8_SPI_COMPUTE_INPUT_CNTL */
2856 r600_store_context_reg(cb, R_028B54_VGT_SHADER_STAGES_EN, 0);
2857
2858 eg_store_loop_const(cb, R_03A200_SQ_LOOP_CONST_0, 0x01000FFF);
2859 eg_store_loop_const(cb, R_03A200_SQ_LOOP_CONST_0 + (32 * 4), 0x01000FFF);
2860 }
2861
2862 void evergreen_init_common_regs(struct r600_command_buffer *cb,
2863 enum chip_class ctx_chip_class,
2864 enum radeon_family ctx_family,
2865 int ctx_drm_minor)
2866 {
2867 int ps_prio;
2868 int vs_prio;
2869 int gs_prio;
2870 int es_prio;
2871
2872 int hs_prio;
2873 int cs_prio;
2874 int ls_prio;
2875
2876 int num_ps_gprs;
2877 int num_vs_gprs;
2878 int num_gs_gprs;
2879 int num_es_gprs;
2880 int num_hs_gprs;
2881 int num_ls_gprs;
2882 int num_temp_gprs;
2883
2884 unsigned tmp;
2885
2886 ps_prio = 0;
2887 vs_prio = 1;
2888 gs_prio = 2;
2889 es_prio = 3;
2890 hs_prio = 0;
2891 ls_prio = 0;
2892 cs_prio = 0;
2893
2894 num_ps_gprs = 93;
2895 num_vs_gprs = 46;
2896 num_temp_gprs = 4;
2897 num_gs_gprs = 31;
2898 num_es_gprs = 31;
2899 num_hs_gprs = 23;
2900 num_ls_gprs = 23;
2901
2902 tmp = 0;
2903 switch (ctx_family) {
2904 case CHIP_CEDAR:
2905 case CHIP_PALM:
2906 case CHIP_SUMO:
2907 case CHIP_SUMO2:
2908 case CHIP_CAICOS:
2909 break;
2910 default:
2911 tmp |= S_008C00_VC_ENABLE(1);
2912 break;
2913 }
2914 tmp |= S_008C00_EXPORT_SRC_C(1);
2915 tmp |= S_008C00_CS_PRIO(cs_prio);
2916 tmp |= S_008C00_LS_PRIO(ls_prio);
2917 tmp |= S_008C00_HS_PRIO(hs_prio);
2918 tmp |= S_008C00_PS_PRIO(ps_prio);
2919 tmp |= S_008C00_VS_PRIO(vs_prio);
2920 tmp |= S_008C00_GS_PRIO(gs_prio);
2921 tmp |= S_008C00_ES_PRIO(es_prio);
2922
2923 /* enable dynamic GPR resource management */
2924 if (ctx_drm_minor >= 7) {
2925 r600_store_config_reg_seq(cb, R_008C00_SQ_CONFIG, 2);
2926 r600_store_value(cb, tmp); /* R_008C00_SQ_CONFIG */
2927 /* always set temp clauses */
2928 r600_store_value(cb, S_008C04_NUM_CLAUSE_TEMP_GPRS(num_temp_gprs)); /* R_008C04_SQ_GPR_RESOURCE_MGMT_1 */
2929 r600_store_config_reg_seq(cb, R_008C10_SQ_GLOBAL_GPR_RESOURCE_MGMT_1, 2);
2930 r600_store_value(cb, 0); /* R_008C10_SQ_GLOBAL_GPR_RESOURCE_MGMT_1 */
2931 r600_store_value(cb, 0); /* R_008C14_SQ_GLOBAL_GPR_RESOURCE_MGMT_2 */
2932 r600_store_config_reg(cb, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, (1 << 8));
2933 r600_store_context_reg(cb, R_028838_SQ_DYN_GPR_RESOURCE_LIMIT_1,
2934 S_028838_PS_GPRS(0x1e) |
2935 S_028838_VS_GPRS(0x1e) |
2936 S_028838_GS_GPRS(0x1e) |
2937 S_028838_ES_GPRS(0x1e) |
2938 S_028838_HS_GPRS(0x1e) |
2939 S_028838_LS_GPRS(0x1e)); /* workaround for hw issues with dyn gpr - must set all limits to 240 instead of 0, 0x1e == 240 / 8*/
2940 } else {
2941 r600_store_config_reg_seq(cb, R_008C00_SQ_CONFIG, 4);
2942 r600_store_value(cb, tmp); /* R_008C00_SQ_CONFIG */
2943
2944 tmp = S_008C04_NUM_PS_GPRS(num_ps_gprs);
2945 tmp |= S_008C04_NUM_VS_GPRS(num_vs_gprs);
2946 tmp |= S_008C04_NUM_CLAUSE_TEMP_GPRS(num_temp_gprs);
2947 r600_store_value(cb, tmp); /* R_008C04_SQ_GPR_RESOURCE_MGMT_1 */
2948
2949 tmp = S_008C08_NUM_GS_GPRS(num_gs_gprs);
2950 tmp |= S_008C08_NUM_ES_GPRS(num_es_gprs);
2951 r600_store_value(cb, tmp); /* R_008C08_SQ_GPR_RESOURCE_MGMT_2 */
2952
2953 tmp = S_008C0C_NUM_HS_GPRS(num_hs_gprs);
2954 tmp |= S_008C0C_NUM_HS_GPRS(num_ls_gprs);
2955 r600_store_value(cb, tmp); /* R_008C0C_SQ_GPR_RESOURCE_MGMT_3 */
2956 }
2957
2958 r600_store_config_reg(cb, R_008E2C_SQ_LDS_RESOURCE_MGMT,
2959 S_008E2C_NUM_PS_LDS(0x1000) | S_008E2C_NUM_LS_LDS(0x1000));
2960
2961 r600_store_context_reg(cb, R_028A4C_PA_SC_MODE_CNTL_1, 0);
2962
2963 /* The cs checker requires this register to be set. */
2964 r600_store_context_reg(cb, R_028800_DB_DEPTH_CONTROL, 0);
2965
2966 r600_store_context_reg(cb, R_028354_SX_SURFACE_SYNC, S_028354_SURFACE_SYNC_MASK(0xf));
2967
2968 return;
2969 }
2970
2971 void evergreen_init_atom_start_cs(struct r600_context *rctx)
2972 {
2973 struct r600_command_buffer *cb = &rctx->start_cs_cmd;
2974 int num_ps_threads;
2975 int num_vs_threads;
2976 int num_gs_threads;
2977 int num_es_threads;
2978 int num_hs_threads;
2979 int num_ls_threads;
2980
2981 int num_ps_stack_entries;
2982 int num_vs_stack_entries;
2983 int num_gs_stack_entries;
2984 int num_es_stack_entries;
2985 int num_hs_stack_entries;
2986 int num_ls_stack_entries;
2987 enum radeon_family family;
2988 unsigned tmp;
2989
2990 if (rctx->chip_class == CAYMAN) {
2991 cayman_init_atom_start_cs(rctx);
2992 return;
2993 }
2994
2995 r600_init_command_buffer(cb, 256);
2996
2997 /* This must be first. */
2998 r600_store_value(cb, PKT3(PKT3_CONTEXT_CONTROL, 1, 0));
2999 r600_store_value(cb, 0x80000000);
3000 r600_store_value(cb, 0x80000000);
3001
3002 /* We're setting config registers here. */
3003 r600_store_value(cb, PKT3(PKT3_EVENT_WRITE, 0, 0));
3004 r600_store_value(cb, EVENT_TYPE(EVENT_TYPE_PS_PARTIAL_FLUSH) | EVENT_INDEX(4));
3005
3006 evergreen_init_common_regs(cb, rctx->chip_class,
3007 rctx->family, rctx->screen->info.drm_minor);
3008
3009 family = rctx->family;
3010 switch (family) {
3011 case CHIP_CEDAR:
3012 default:
3013 num_ps_threads = 96;
3014 num_vs_threads = 16;
3015 num_gs_threads = 16;
3016 num_es_threads = 16;
3017 num_hs_threads = 16;
3018 num_ls_threads = 16;
3019 num_ps_stack_entries = 42;
3020 num_vs_stack_entries = 42;
3021 num_gs_stack_entries = 42;
3022 num_es_stack_entries = 42;
3023 num_hs_stack_entries = 42;
3024 num_ls_stack_entries = 42;
3025 break;
3026 case CHIP_REDWOOD:
3027 num_ps_threads = 128;
3028 num_vs_threads = 20;
3029 num_gs_threads = 20;
3030 num_es_threads = 20;
3031 num_hs_threads = 20;
3032 num_ls_threads = 20;
3033 num_ps_stack_entries = 42;
3034 num_vs_stack_entries = 42;
3035 num_gs_stack_entries = 42;
3036 num_es_stack_entries = 42;
3037 num_hs_stack_entries = 42;
3038 num_ls_stack_entries = 42;
3039 break;
3040 case CHIP_JUNIPER:
3041 num_ps_threads = 128;
3042 num_vs_threads = 20;
3043 num_gs_threads = 20;
3044 num_es_threads = 20;
3045 num_hs_threads = 20;
3046 num_ls_threads = 20;
3047 num_ps_stack_entries = 85;
3048 num_vs_stack_entries = 85;
3049 num_gs_stack_entries = 85;
3050 num_es_stack_entries = 85;
3051 num_hs_stack_entries = 85;
3052 num_ls_stack_entries = 85;
3053 break;
3054 case CHIP_CYPRESS:
3055 case CHIP_HEMLOCK:
3056 num_ps_threads = 128;
3057 num_vs_threads = 20;
3058 num_gs_threads = 20;
3059 num_es_threads = 20;
3060 num_hs_threads = 20;
3061 num_ls_threads = 20;
3062 num_ps_stack_entries = 85;
3063 num_vs_stack_entries = 85;
3064 num_gs_stack_entries = 85;
3065 num_es_stack_entries = 85;
3066 num_hs_stack_entries = 85;
3067 num_ls_stack_entries = 85;
3068 break;
3069 case CHIP_PALM:
3070 num_ps_threads = 96;
3071 num_vs_threads = 16;
3072 num_gs_threads = 16;
3073 num_es_threads = 16;
3074 num_hs_threads = 16;
3075 num_ls_threads = 16;
3076 num_ps_stack_entries = 42;
3077 num_vs_stack_entries = 42;
3078 num_gs_stack_entries = 42;
3079 num_es_stack_entries = 42;
3080 num_hs_stack_entries = 42;
3081 num_ls_stack_entries = 42;
3082 break;
3083 case CHIP_SUMO:
3084 num_ps_threads = 96;
3085 num_vs_threads = 25;
3086 num_gs_threads = 25;
3087 num_es_threads = 25;
3088 num_hs_threads = 25;
3089 num_ls_threads = 25;
3090 num_ps_stack_entries = 42;
3091 num_vs_stack_entries = 42;
3092 num_gs_stack_entries = 42;
3093 num_es_stack_entries = 42;
3094 num_hs_stack_entries = 42;
3095 num_ls_stack_entries = 42;
3096 break;
3097 case CHIP_SUMO2:
3098 num_ps_threads = 96;
3099 num_vs_threads = 25;
3100 num_gs_threads = 25;
3101 num_es_threads = 25;
3102 num_hs_threads = 25;
3103 num_ls_threads = 25;
3104 num_ps_stack_entries = 85;
3105 num_vs_stack_entries = 85;
3106 num_gs_stack_entries = 85;
3107 num_es_stack_entries = 85;
3108 num_hs_stack_entries = 85;
3109 num_ls_stack_entries = 85;
3110 break;
3111 case CHIP_BARTS:
3112 num_ps_threads = 128;
3113 num_vs_threads = 20;
3114 num_gs_threads = 20;
3115 num_es_threads = 20;
3116 num_hs_threads = 20;
3117 num_ls_threads = 20;
3118 num_ps_stack_entries = 85;
3119 num_vs_stack_entries = 85;
3120 num_gs_stack_entries = 85;
3121 num_es_stack_entries = 85;
3122 num_hs_stack_entries = 85;
3123 num_ls_stack_entries = 85;
3124 break;
3125 case CHIP_TURKS:
3126 num_ps_threads = 128;
3127 num_vs_threads = 20;
3128 num_gs_threads = 20;
3129 num_es_threads = 20;
3130 num_hs_threads = 20;
3131 num_ls_threads = 20;
3132 num_ps_stack_entries = 42;
3133 num_vs_stack_entries = 42;
3134 num_gs_stack_entries = 42;
3135 num_es_stack_entries = 42;
3136 num_hs_stack_entries = 42;
3137 num_ls_stack_entries = 42;
3138 break;
3139 case CHIP_CAICOS:
3140 num_ps_threads = 128;
3141 num_vs_threads = 10;
3142 num_gs_threads = 10;
3143 num_es_threads = 10;
3144 num_hs_threads = 10;
3145 num_ls_threads = 10;
3146 num_ps_stack_entries = 42;
3147 num_vs_stack_entries = 42;
3148 num_gs_stack_entries = 42;
3149 num_es_stack_entries = 42;
3150 num_hs_stack_entries = 42;
3151 num_ls_stack_entries = 42;
3152 break;
3153 }
3154
3155 tmp = S_008C18_NUM_PS_THREADS(num_ps_threads);
3156 tmp |= S_008C18_NUM_VS_THREADS(num_vs_threads);
3157 tmp |= S_008C18_NUM_GS_THREADS(num_gs_threads);
3158 tmp |= S_008C18_NUM_ES_THREADS(num_es_threads);
3159
3160 r600_store_config_reg_seq(cb, R_008C18_SQ_THREAD_RESOURCE_MGMT_1, 5);
3161 r600_store_value(cb, tmp); /* R_008C18_SQ_THREAD_RESOURCE_MGMT_1 */
3162
3163 tmp = S_008C1C_NUM_HS_THREADS(num_hs_threads);
3164 tmp |= S_008C1C_NUM_LS_THREADS(num_ls_threads);
3165 r600_store_value(cb, tmp); /* R_008C1C_SQ_THREAD_RESOURCE_MGMT_2 */
3166
3167 tmp = S_008C20_NUM_PS_STACK_ENTRIES(num_ps_stack_entries);
3168 tmp |= S_008C20_NUM_VS_STACK_ENTRIES(num_vs_stack_entries);
3169 r600_store_value(cb, tmp); /* R_008C20_SQ_STACK_RESOURCE_MGMT_1 */
3170
3171 tmp = S_008C24_NUM_GS_STACK_ENTRIES(num_gs_stack_entries);
3172 tmp |= S_008C24_NUM_ES_STACK_ENTRIES(num_es_stack_entries);
3173 r600_store_value(cb, tmp); /* R_008C24_SQ_STACK_RESOURCE_MGMT_2 */
3174
3175 tmp = S_008C28_NUM_HS_STACK_ENTRIES(num_hs_stack_entries);
3176 tmp |= S_008C28_NUM_LS_STACK_ENTRIES(num_ls_stack_entries);
3177 r600_store_value(cb, tmp); /* R_008C28_SQ_STACK_RESOURCE_MGMT_3 */
3178
3179 r600_store_config_reg(cb, R_009100_SPI_CONFIG_CNTL, 0);
3180 r600_store_config_reg(cb, R_00913C_SPI_CONFIG_CNTL_1, S_00913C_VTX_DONE_DELAY(4));
3181
3182 r600_store_context_reg_seq(cb, R_028900_SQ_ESGS_RING_ITEMSIZE, 6);
3183 r600_store_value(cb, 0); /* R_028900_SQ_ESGS_RING_ITEMSIZE */
3184 r600_store_value(cb, 0); /* R_028904_SQ_GSVS_RING_ITEMSIZE */
3185 r600_store_value(cb, 0); /* R_028908_SQ_ESTMP_RING_ITEMSIZE */
3186 r600_store_value(cb, 0); /* R_02890C_SQ_GSTMP_RING_ITEMSIZE */
3187 r600_store_value(cb, 0); /* R_028910_SQ_VSTMP_RING_ITEMSIZE */
3188 r600_store_value(cb, 0); /* R_028914_SQ_PSTMP_RING_ITEMSIZE */
3189
3190 r600_store_context_reg_seq(cb, R_02891C_SQ_GS_VERT_ITEMSIZE, 4);
3191 r600_store_value(cb, 0); /* R_02891C_SQ_GS_VERT_ITEMSIZE */
3192 r600_store_value(cb, 0); /* R_028920_SQ_GS_VERT_ITEMSIZE_1 */
3193 r600_store_value(cb, 0); /* R_028924_SQ_GS_VERT_ITEMSIZE_2 */
3194 r600_store_value(cb, 0); /* R_028928_SQ_GS_VERT_ITEMSIZE_3 */
3195
3196 r600_store_context_reg_seq(cb, R_028A10_VGT_OUTPUT_PATH_CNTL, 13);
3197 r600_store_value(cb, 0); /* R_028A10_VGT_OUTPUT_PATH_CNTL */
3198 r600_store_value(cb, 0); /* R_028A14_VGT_HOS_CNTL */
3199 r600_store_value(cb, 0); /* R_028A18_VGT_HOS_MAX_TESS_LEVEL */
3200 r600_store_value(cb, 0); /* R_028A1C_VGT_HOS_MIN_TESS_LEVEL */
3201 r600_store_value(cb, 0); /* R_028A20_VGT_HOS_REUSE_DEPTH */
3202 r600_store_value(cb, 0); /* R_028A24_VGT_GROUP_PRIM_TYPE */
3203 r600_store_value(cb, 0); /* R_028A28_VGT_GROUP_FIRST_DECR */
3204 r600_store_value(cb, 0); /* R_028A2C_VGT_GROUP_DECR */
3205 r600_store_value(cb, 0); /* R_028A30_VGT_GROUP_VECT_0_CNTL */
3206 r600_store_value(cb, 0); /* R_028A34_VGT_GROUP_VECT_1_CNTL */
3207 r600_store_value(cb, 0); /* R_028A38_VGT_GROUP_VECT_0_FMT_CNTL */
3208 r600_store_value(cb, 0); /* R_028A3C_VGT_GROUP_VECT_1_FMT_CNTL */
3209 r600_store_value(cb, 0); /* R_028A40_VGT_GS_MODE */
3210
3211 r600_store_context_reg_seq(cb, R_028AB4_VGT_REUSE_OFF, 2);
3212 r600_store_value(cb, 0); /* R_028AB4_VGT_REUSE_OFF */
3213 r600_store_value(cb, 0); /* R_028AB8_VGT_VTX_CNT_EN */
3214
3215 r600_store_config_reg(cb, R_008A14_PA_CL_ENHANCE, (3 << 1) | 1);
3216
3217 r600_store_context_reg(cb, R_0288F0_SQ_VTX_SEMANTIC_CLEAR, ~0);
3218
3219 r600_store_context_reg_seq(cb, R_028400_VGT_MAX_VTX_INDX, 2);
3220 r600_store_value(cb, ~0); /* R_028400_VGT_MAX_VTX_INDX */
3221 r600_store_value(cb, 0); /* R_028404_VGT_MIN_VTX_INDX */
3222
3223 r600_store_ctl_const(cb, R_03CFF0_SQ_VTX_BASE_VTX_LOC, 0);
3224
3225 r600_store_context_reg(cb, R_028028_DB_STENCIL_CLEAR, 0);
3226
3227 r600_store_context_reg(cb, R_028200_PA_SC_WINDOW_OFFSET, 0);
3228 r600_store_context_reg(cb, R_02820C_PA_SC_CLIPRECT_RULE, 0xFFFF);
3229 r600_store_context_reg(cb, R_028230_PA_SC_EDGERULE, 0xAAAAAAAA);
3230
3231 r600_store_context_reg_seq(cb, R_0282D0_PA_SC_VPORT_ZMIN_0, 2);
3232 r600_store_value(cb, 0); /* R_0282D0_PA_SC_VPORT_ZMIN_0 */
3233 r600_store_value(cb, 0x3F800000); /* R_0282D4_PA_SC_VPORT_ZMAX_0 */
3234
3235 r600_store_context_reg(cb, R_0286DC_SPI_FOG_CNTL, 0);
3236 r600_store_context_reg(cb, R_028818_PA_CL_VTE_CNTL, 0x0000043F);
3237 r600_store_context_reg(cb, R_028820_PA_CL_NANINF_CNTL, 0);
3238
3239 r600_store_context_reg_seq(cb, R_028AC0_DB_SRESULTS_COMPARE_STATE0, 3);
3240 r600_store_value(cb, 0); /* R_028AC0_DB_SRESULTS_COMPARE_STATE0 */
3241 r600_store_value(cb, 0); /* R_028AC4_DB_SRESULTS_COMPARE_STATE1 */
3242 r600_store_value(cb, 0); /* R_028AC8_DB_PRELOAD_CONTROL */
3243
3244 r600_store_context_reg_seq(cb, R_028C0C_PA_CL_GB_VERT_CLIP_ADJ, 4);
3245 r600_store_value(cb, 0x3F800000); /* R_028C0C_PA_CL_GB_VERT_CLIP_ADJ */
3246 r600_store_value(cb, 0x3F800000); /* R_028C10_PA_CL_GB_VERT_DISC_ADJ */
3247 r600_store_value(cb, 0x3F800000); /* R_028C14_PA_CL_GB_HORZ_CLIP_ADJ */
3248 r600_store_value(cb, 0x3F800000); /* R_028C18_PA_CL_GB_HORZ_DISC_ADJ */
3249
3250 r600_store_context_reg_seq(cb, R_028240_PA_SC_GENERIC_SCISSOR_TL, 2);
3251 r600_store_value(cb, 0); /* R_028240_PA_SC_GENERIC_SCISSOR_TL */
3252 r600_store_value(cb, S_028244_BR_X(16384) | S_028244_BR_Y(16384)); /* R_028244_PA_SC_GENERIC_SCISSOR_BR */
3253
3254 r600_store_context_reg_seq(cb, R_028030_PA_SC_SCREEN_SCISSOR_TL, 2);
3255 r600_store_value(cb, 0); /* R_028030_PA_SC_SCREEN_SCISSOR_TL */
3256 r600_store_value(cb, S_028034_BR_X(16384) | S_028034_BR_Y(16384)); /* R_028034_PA_SC_SCREEN_SCISSOR_BR */
3257
3258 r600_store_context_reg(cb, R_028848_SQ_PGM_RESOURCES_2_PS, S_028848_SINGLE_ROUND(V_SQ_ROUND_NEAREST_EVEN));
3259 r600_store_context_reg(cb, R_028864_SQ_PGM_RESOURCES_2_VS, S_028864_SINGLE_ROUND(V_SQ_ROUND_NEAREST_EVEN));
3260 r600_store_context_reg(cb, R_0288A8_SQ_PGM_RESOURCES_FS, 0);
3261
3262 /* to avoid GPU doing any preloading of constant from random address */
3263 r600_store_context_reg_seq(cb, R_028140_ALU_CONST_BUFFER_SIZE_PS_0, 16);
3264 r600_store_value(cb, 0); /* R_028140_ALU_CONST_BUFFER_SIZE_PS_0 */
3265 r600_store_value(cb, 0);
3266 r600_store_value(cb, 0);
3267 r600_store_value(cb, 0);
3268 r600_store_value(cb, 0);
3269 r600_store_value(cb, 0);
3270 r600_store_value(cb, 0);
3271 r600_store_value(cb, 0);
3272 r600_store_value(cb, 0);
3273 r600_store_value(cb, 0);
3274 r600_store_value(cb, 0);
3275 r600_store_value(cb, 0);
3276 r600_store_value(cb, 0);
3277 r600_store_value(cb, 0);
3278 r600_store_value(cb, 0);
3279 r600_store_value(cb, 0);
3280
3281 r600_store_context_reg_seq(cb, R_028180_ALU_CONST_BUFFER_SIZE_VS_0, 16);
3282 r600_store_value(cb, 0); /* R_028180_ALU_CONST_BUFFER_SIZE_VS_0 */
3283 r600_store_value(cb, 0);
3284 r600_store_value(cb, 0);
3285 r600_store_value(cb, 0);
3286 r600_store_value(cb, 0);
3287 r600_store_value(cb, 0);
3288 r600_store_value(cb, 0);
3289 r600_store_value(cb, 0);
3290 r600_store_value(cb, 0);
3291 r600_store_value(cb, 0);
3292 r600_store_value(cb, 0);
3293 r600_store_value(cb, 0);
3294 r600_store_value(cb, 0);
3295 r600_store_value(cb, 0);
3296 r600_store_value(cb, 0);
3297 r600_store_value(cb, 0);
3298
3299 r600_store_context_reg_seq(cb, R_028B94_VGT_STRMOUT_CONFIG, 2);
3300 r600_store_value(cb, 0); /* R_028B94_VGT_STRMOUT_CONFIG */
3301 r600_store_value(cb, 0); /* R_028B98_VGT_STRMOUT_BUFFER_CONFIG */
3302
3303 if (rctx->screen->has_streamout) {
3304 r600_store_context_reg(cb, R_028B28_VGT_STRMOUT_DRAW_OPAQUE_OFFSET, 0);
3305 }
3306
3307 r600_store_context_reg(cb, R_028010_DB_RENDER_OVERRIDE2, 0);
3308 r600_store_context_reg(cb, R_028234_PA_SU_HARDWARE_SCREEN_OFFSET, 0);
3309 r600_store_context_reg(cb, R_0286C8_SPI_THREAD_GROUPING, 0);
3310 r600_store_context_reg_seq(cb, R_0286E4_SPI_PS_IN_CONTROL_2, 2);
3311 r600_store_value(cb, 0); /* R_0286E4_SPI_PS_IN_CONTROL_2 */
3312 r600_store_value(cb, 0); /* R_0286E8_SPI_COMPUTE_INPUT_CNTL */
3313 r600_store_context_reg(cb, R_0288EC_SQ_LDS_ALLOC_PS, 0);
3314 r600_store_context_reg(cb, R_028B54_VGT_SHADER_STAGES_EN, 0);
3315
3316 eg_store_loop_const(cb, R_03A200_SQ_LOOP_CONST_0, 0x01000FFF);
3317 eg_store_loop_const(cb, R_03A200_SQ_LOOP_CONST_0 + (32 * 4), 0x01000FFF);
3318 }
3319
3320 void evergreen_update_ps_state(struct pipe_context *ctx, struct r600_pipe_shader *shader)
3321 {
3322 struct r600_context *rctx = (struct r600_context *)ctx;
3323 struct r600_command_buffer *cb = &shader->command_buffer;
3324 struct r600_shader *rshader = &shader->shader;
3325 unsigned i, exports_ps, num_cout, spi_ps_in_control_0, spi_input_z, spi_ps_in_control_1, db_shader_control = 0;
3326 int pos_index = -1, face_index = -1;
3327 int ninterp = 0;
3328 boolean have_linear = FALSE, have_centroid = FALSE, have_perspective = FALSE;
3329 unsigned spi_baryc_cntl, sid, tmp, num = 0;
3330 unsigned z_export = 0, stencil_export = 0;
3331 unsigned sprite_coord_enable = rctx->rasterizer ? rctx->rasterizer->sprite_coord_enable : 0;
3332 uint32_t spi_ps_input_cntl[32];
3333
3334 if (!cb->buf) {
3335 r600_init_command_buffer(cb, 64);
3336 } else {
3337 cb->num_dw = 0;
3338 }
3339
3340 for (i = 0; i < rshader->ninput; i++) {
3341 /* evergreen NUM_INTERP only contains values interpolated into the LDS,
3342 POSITION goes via GPRs from the SC so isn't counted */
3343 if (rshader->input[i].name == TGSI_SEMANTIC_POSITION)
3344 pos_index = i;
3345 else if (rshader->input[i].name == TGSI_SEMANTIC_FACE)
3346 face_index = i;
3347 else {
3348 ninterp++;
3349 if (rshader->input[i].interpolate == TGSI_INTERPOLATE_LINEAR)
3350 have_linear = TRUE;
3351 if (rshader->input[i].interpolate == TGSI_INTERPOLATE_PERSPECTIVE)
3352 have_perspective = TRUE;
3353 if (rshader->input[i].centroid)
3354 have_centroid = TRUE;
3355 }
3356
3357 sid = rshader->input[i].spi_sid;
3358
3359 if (sid) {
3360 tmp = S_028644_SEMANTIC(sid);
3361
3362 if (rshader->input[i].name == TGSI_SEMANTIC_POSITION ||
3363 rshader->input[i].interpolate == TGSI_INTERPOLATE_CONSTANT ||
3364 (rshader->input[i].interpolate == TGSI_INTERPOLATE_COLOR &&
3365 rctx->rasterizer && rctx->rasterizer->flatshade)) {
3366 tmp |= S_028644_FLAT_SHADE(1);
3367 }
3368
3369 if (rshader->input[i].name == TGSI_SEMANTIC_GENERIC &&
3370 (sprite_coord_enable & (1 << rshader->input[i].sid))) {
3371 tmp |= S_028644_PT_SPRITE_TEX(1);
3372 }
3373
3374 spi_ps_input_cntl[num++] = tmp;
3375 }
3376 }
3377
3378 r600_store_context_reg_seq(cb, R_028644_SPI_PS_INPUT_CNTL_0, num);
3379 r600_store_array(cb, num, spi_ps_input_cntl);
3380
3381 for (i = 0; i < rshader->noutput; i++) {
3382 if (rshader->output[i].name == TGSI_SEMANTIC_POSITION)
3383 z_export = 1;
3384 if (rshader->output[i].name == TGSI_SEMANTIC_STENCIL)
3385 stencil_export = 1;
3386 }
3387 if (rshader->uses_kill)
3388 db_shader_control |= S_02880C_KILL_ENABLE(1);
3389
3390 db_shader_control |= S_02880C_Z_EXPORT_ENABLE(z_export);
3391 db_shader_control |= S_02880C_STENCIL_EXPORT_ENABLE(stencil_export);
3392
3393 exports_ps = 0;
3394 for (i = 0; i < rshader->noutput; i++) {
3395 if (rshader->output[i].name == TGSI_SEMANTIC_POSITION ||
3396 rshader->output[i].name == TGSI_SEMANTIC_STENCIL)
3397 exports_ps |= 1;
3398 }
3399
3400 num_cout = rshader->nr_ps_color_exports;
3401
3402 exports_ps |= S_02884C_EXPORT_COLORS(num_cout);
3403 if (!exports_ps) {
3404 /* always at least export 1 component per pixel */
3405 exports_ps = 2;
3406 }
3407 shader->nr_ps_color_outputs = num_cout;
3408 if (ninterp == 0) {
3409 ninterp = 1;
3410 have_perspective = TRUE;
3411 }
3412
3413 if (!have_perspective && !have_linear)
3414 have_perspective = TRUE;
3415
3416 spi_ps_in_control_0 = S_0286CC_NUM_INTERP(ninterp) |
3417 S_0286CC_PERSP_GRADIENT_ENA(have_perspective) |
3418 S_0286CC_LINEAR_GRADIENT_ENA(have_linear);
3419 spi_input_z = 0;
3420 if (pos_index != -1) {
3421 spi_ps_in_control_0 |= S_0286CC_POSITION_ENA(1) |
3422 S_0286CC_POSITION_CENTROID(rshader->input[pos_index].centroid) |
3423 S_0286CC_POSITION_ADDR(rshader->input[pos_index].gpr);
3424 spi_input_z |= S_0286D8_PROVIDE_Z_TO_SPI(1);
3425 }
3426
3427 spi_ps_in_control_1 = 0;
3428 if (face_index != -1) {
3429 spi_ps_in_control_1 |= S_0286D0_FRONT_FACE_ENA(1) |
3430 S_0286D0_FRONT_FACE_ADDR(rshader->input[face_index].gpr);
3431 }
3432
3433 spi_baryc_cntl = 0;
3434 if (have_perspective)
3435 spi_baryc_cntl |= S_0286E0_PERSP_CENTER_ENA(1) |
3436 S_0286E0_PERSP_CENTROID_ENA(have_centroid);
3437 if (have_linear)
3438 spi_baryc_cntl |= S_0286E0_LINEAR_CENTER_ENA(1) |
3439 S_0286E0_LINEAR_CENTROID_ENA(have_centroid);
3440
3441 r600_store_context_reg_seq(cb, R_0286CC_SPI_PS_IN_CONTROL_0, 2);
3442 r600_store_value(cb, spi_ps_in_control_0); /* R_0286CC_SPI_PS_IN_CONTROL_0 */
3443 r600_store_value(cb, spi_ps_in_control_1); /* R_0286D0_SPI_PS_IN_CONTROL_1 */
3444
3445 r600_store_context_reg(cb, R_0286E0_SPI_BARYC_CNTL, spi_baryc_cntl);
3446 r600_store_context_reg(cb, R_0286D8_SPI_INPUT_Z, spi_input_z);
3447 r600_store_context_reg(cb, R_02884C_SQ_PGM_EXPORTS_PS, exports_ps);
3448
3449 r600_store_context_reg_seq(cb, R_028840_SQ_PGM_START_PS, 2);
3450 r600_store_value(cb, r600_resource_va(ctx->screen, (void *)shader->bo) >> 8);
3451 r600_store_value(cb, /* R_028844_SQ_PGM_RESOURCES_PS */
3452 S_028844_NUM_GPRS(rshader->bc.ngpr) |
3453 S_028844_PRIME_CACHE_ON_DRAW(1) |
3454 S_028844_STACK_SIZE(rshader->bc.nstack));
3455 /* After that, the NOP relocation packet must be emitted (shader->bo, RADEON_USAGE_READ). */
3456
3457 shader->db_shader_control = db_shader_control;
3458 shader->ps_depth_export = z_export | stencil_export;
3459
3460 shader->sprite_coord_enable = sprite_coord_enable;
3461 if (rctx->rasterizer)
3462 shader->flatshade = rctx->rasterizer->flatshade;
3463 }
3464
3465 void evergreen_update_vs_state(struct pipe_context *ctx, struct r600_pipe_shader *shader)
3466 {
3467 struct r600_command_buffer *cb = &shader->command_buffer;
3468 struct r600_shader *rshader = &shader->shader;
3469 unsigned spi_vs_out_id[10] = {};
3470 unsigned i, tmp, nparams = 0;
3471
3472 for (i = 0; i < rshader->noutput; i++) {
3473 if (rshader->output[i].spi_sid) {
3474 tmp = rshader->output[i].spi_sid << ((nparams & 3) * 8);
3475 spi_vs_out_id[nparams / 4] |= tmp;
3476 nparams++;
3477 }
3478 }
3479
3480 r600_init_command_buffer(cb, 32);
3481
3482 r600_store_context_reg_seq(cb, R_02861C_SPI_VS_OUT_ID_0, 10);
3483 for (i = 0; i < 10; i++) {
3484 r600_store_value(cb, spi_vs_out_id[i]);
3485 }
3486
3487 /* Certain attributes (position, psize, etc.) don't count as params.
3488 * VS is required to export at least one param and r600_shader_from_tgsi()
3489 * takes care of adding a dummy export.
3490 */
3491 if (nparams < 1)
3492 nparams = 1;
3493
3494 r600_store_context_reg(cb, R_0286C4_SPI_VS_OUT_CONFIG,
3495 S_0286C4_VS_EXPORT_COUNT(nparams - 1));
3496 r600_store_context_reg(cb, R_028860_SQ_PGM_RESOURCES_VS,
3497 S_028860_NUM_GPRS(rshader->bc.ngpr) |
3498 S_028860_STACK_SIZE(rshader->bc.nstack));
3499 r600_store_context_reg(cb, R_02885C_SQ_PGM_START_VS,
3500 r600_resource_va(ctx->screen, (void *)shader->bo) >> 8);
3501 /* After that, the NOP relocation packet must be emitted (shader->bo, RADEON_USAGE_READ). */
3502
3503 shader->pa_cl_vs_out_cntl =
3504 S_02881C_VS_OUT_CCDIST0_VEC_ENA((rshader->clip_dist_write & 0x0F) != 0) |
3505 S_02881C_VS_OUT_CCDIST1_VEC_ENA((rshader->clip_dist_write & 0xF0) != 0) |
3506 S_02881C_VS_OUT_MISC_VEC_ENA(rshader->vs_out_misc_write) |
3507 S_02881C_USE_VTX_POINT_SIZE(rshader->vs_out_point_size);
3508 }
3509
3510 void *evergreen_create_resolve_blend(struct r600_context *rctx)
3511 {
3512 struct pipe_blend_state blend;
3513
3514 memset(&blend, 0, sizeof(blend));
3515 blend.independent_blend_enable = true;
3516 blend.rt[0].colormask = 0xf;
3517 return evergreen_create_blend_state_mode(&rctx->context, &blend, V_028808_CB_RESOLVE);
3518 }
3519
3520 void *evergreen_create_decompress_blend(struct r600_context *rctx)
3521 {
3522 struct pipe_blend_state blend;
3523
3524 memset(&blend, 0, sizeof(blend));
3525 blend.independent_blend_enable = true;
3526 blend.rt[0].colormask = 0xf;
3527 return evergreen_create_blend_state_mode(&rctx->context, &blend, V_028808_CB_DECOMPRESS);
3528 }
3529
3530 void *evergreen_create_fmask_decompress_blend(struct r600_context *rctx)
3531 {
3532 struct pipe_blend_state blend;
3533
3534 memset(&blend, 0, sizeof(blend));
3535 blend.independent_blend_enable = true;
3536 blend.rt[0].colormask = 0xf;
3537 return evergreen_create_blend_state_mode(&rctx->context, &blend, V_028808_CB_FMASK_DECOMPRESS);
3538 }
3539
3540 void *evergreen_create_db_flush_dsa(struct r600_context *rctx)
3541 {
3542 struct pipe_depth_stencil_alpha_state dsa = {{0}};
3543
3544 return rctx->context.create_depth_stencil_alpha_state(&rctx->context, &dsa);
3545 }
3546
3547 void evergreen_update_db_shader_control(struct r600_context * rctx)
3548 {
3549 bool dual_export = rctx->framebuffer.export_16bpc &&
3550 !rctx->ps_shader->current->ps_depth_export;
3551
3552 unsigned db_shader_control = rctx->ps_shader->current->db_shader_control |
3553 S_02880C_DUAL_EXPORT_ENABLE(dual_export) |
3554 S_02880C_DB_SOURCE_FORMAT(dual_export ? V_02880C_EXPORT_DB_TWO :
3555 V_02880C_EXPORT_DB_FULL) |
3556 S_02880C_ALPHA_TO_MASK_DISABLE(rctx->framebuffer.cb0_is_integer);
3557
3558 /* When alpha test is enabled we can't trust the hw to make the proper
3559 * decision on the order in which ztest should be run related to fragment
3560 * shader execution.
3561 *
3562 * If alpha test is enabled perform early z rejection (RE_Z) but don't early
3563 * write to the zbuffer. Write to zbuffer is delayed after fragment shader
3564 * execution and thus after alpha test so if discarded by the alpha test
3565 * the z value is not written.
3566 * If ReZ is enabled, and the zfunc/zenable/zwrite values change you can
3567 * get a hang unless you flush the DB in between. For now just use
3568 * LATE_Z.
3569 */
3570 if (rctx->alphatest_state.sx_alpha_test_control) {
3571 db_shader_control |= S_02880C_Z_ORDER(V_02880C_LATE_Z);
3572 } else {
3573 db_shader_control |= S_02880C_Z_ORDER(V_02880C_EARLY_Z_THEN_LATE_Z);
3574 }
3575
3576 if (db_shader_control != rctx->db_misc_state.db_shader_control) {
3577 rctx->db_misc_state.db_shader_control = db_shader_control;
3578 rctx->db_misc_state.atom.dirty = true;
3579 }
3580 }
3581
3582 static void evergreen_dma_copy_tile(struct r600_context *rctx,
3583 struct pipe_resource *dst,
3584 unsigned dst_level,
3585 unsigned dst_x,
3586 unsigned dst_y,
3587 unsigned dst_z,
3588 struct pipe_resource *src,
3589 unsigned src_level,
3590 unsigned src_x,
3591 unsigned src_y,
3592 unsigned src_z,
3593 unsigned copy_height,
3594 unsigned pitch,
3595 unsigned bpp)
3596 {
3597 struct radeon_winsys_cs *cs = rctx->rings.dma.cs;
3598 struct r600_texture *rsrc = (struct r600_texture*)src;
3599 struct r600_texture *rdst = (struct r600_texture*)dst;
3600 unsigned array_mode, lbpp, pitch_tile_max, slice_tile_max, size;
3601 unsigned ncopy, height, cheight, detile, i, x, y, z, src_mode, dst_mode;
3602 unsigned sub_cmd, bank_h, bank_w, mt_aspect, nbanks, tile_split, non_disp_tiling = 0;
3603 uint64_t base, addr;
3604
3605 /* make sure that the dma ring is only one active */
3606 rctx->rings.gfx.flush(rctx, RADEON_FLUSH_ASYNC);
3607
3608 dst_mode = rdst->surface.level[dst_level].mode;
3609 src_mode = rsrc->surface.level[src_level].mode;
3610 /* downcast linear aligned to linear to simplify test */
3611 src_mode = src_mode == RADEON_SURF_MODE_LINEAR_ALIGNED ? RADEON_SURF_MODE_LINEAR : src_mode;
3612 dst_mode = dst_mode == RADEON_SURF_MODE_LINEAR_ALIGNED ? RADEON_SURF_MODE_LINEAR : dst_mode;
3613 assert(dst_mode != src_mode);
3614
3615 /* non_disp_tiling bit needs to be set for depth, stencil, and fmask surfaces */
3616 if (util_format_has_depth(util_format_description(src->format)))
3617 non_disp_tiling = 1;
3618
3619 y = 0;
3620 sub_cmd = 0x8;
3621 lbpp = util_logbase2(bpp);
3622 pitch_tile_max = ((pitch / bpp) >> 3) - 1;
3623 nbanks = eg_num_banks(rctx->screen->tiling_info.num_banks);
3624
3625 if (dst_mode == RADEON_SURF_MODE_LINEAR) {
3626 /* T2L */
3627 array_mode = evergreen_array_mode(src_mode);
3628 slice_tile_max = (rsrc->surface.level[src_level].nblk_x * rsrc->surface.level[src_level].nblk_y) >> 6;
3629 slice_tile_max = slice_tile_max ? slice_tile_max - 1 : 0;
3630 /* linear height must be the same as the slice tile max height, it's ok even
3631 * if the linear destination/source have smaller heigh as the size of the
3632 * dma packet will be using the copy_height which is always smaller or equal
3633 * to the linear height
3634 */
3635 height = rsrc->surface.level[src_level].npix_y;
3636 detile = 1;
3637 x = src_x;
3638 y = src_y;
3639 z = src_z;
3640 base = rsrc->surface.level[src_level].offset;
3641 addr = rdst->surface.level[dst_level].offset;
3642 addr += rdst->surface.level[dst_level].slice_size * dst_z;
3643 addr += dst_y * pitch + dst_x * bpp;
3644 bank_h = eg_bank_wh(rsrc->surface.bankh);
3645 bank_w = eg_bank_wh(rsrc->surface.bankw);
3646 mt_aspect = eg_macro_tile_aspect(rsrc->surface.mtilea);
3647 tile_split = eg_tile_split(rsrc->surface.tile_split);
3648 base += r600_resource_va(&rctx->screen->screen, src);
3649 addr += r600_resource_va(&rctx->screen->screen, dst);
3650 } else {
3651 /* L2T */
3652 array_mode = evergreen_array_mode(dst_mode);
3653 slice_tile_max = (rdst->surface.level[dst_level].nblk_x * rdst->surface.level[dst_level].nblk_y) >> 6;
3654 slice_tile_max = slice_tile_max ? slice_tile_max - 1 : 0;
3655 /* linear height must be the same as the slice tile max height, it's ok even
3656 * if the linear destination/source have smaller heigh as the size of the
3657 * dma packet will be using the copy_height which is always smaller or equal
3658 * to the linear height
3659 */
3660 height = rdst->surface.level[dst_level].npix_y;
3661 detile = 0;
3662 x = dst_x;
3663 y = dst_y;
3664 z = dst_z;
3665 base = rdst->surface.level[dst_level].offset;
3666 addr = rsrc->surface.level[src_level].offset;
3667 addr += rsrc->surface.level[src_level].slice_size * src_z;
3668 addr += src_y * pitch + src_x * bpp;
3669 bank_h = eg_bank_wh(rdst->surface.bankh);
3670 bank_w = eg_bank_wh(rdst->surface.bankw);
3671 mt_aspect = eg_macro_tile_aspect(rdst->surface.mtilea);
3672 tile_split = eg_tile_split(rdst->surface.tile_split);
3673 base += r600_resource_va(&rctx->screen->screen, dst);
3674 addr += r600_resource_va(&rctx->screen->screen, src);
3675 }
3676
3677 size = (copy_height * pitch) >> 2;
3678 ncopy = (size / 0x000fffff) + !!(size % 0x000fffff);
3679 r600_need_dma_space(rctx, ncopy * 9);
3680
3681 for (i = 0; i < ncopy; i++) {
3682 cheight = copy_height;
3683 if (((cheight * pitch) >> 2) > 0x000fffff) {
3684 cheight = (0x000fffff << 2) / pitch;
3685 }
3686 size = (cheight * pitch) >> 2;
3687 /* emit reloc before writting cs so that cs is always in consistent state */
3688 r600_context_bo_reloc(rctx, &rctx->rings.dma, &rsrc->resource, RADEON_USAGE_READ);
3689 r600_context_bo_reloc(rctx, &rctx->rings.dma, &rdst->resource, RADEON_USAGE_WRITE);
3690 cs->buf[cs->cdw++] = DMA_PACKET(DMA_PACKET_COPY, sub_cmd, size);
3691 cs->buf[cs->cdw++] = base >> 8;
3692 cs->buf[cs->cdw++] = (detile << 31) | (array_mode << 27) |
3693 (lbpp << 24) | (bank_h << 21) |
3694 (bank_w << 18) | (mt_aspect << 16);
3695 cs->buf[cs->cdw++] = (pitch_tile_max << 0) | ((height - 1) << 16);
3696 cs->buf[cs->cdw++] = (slice_tile_max << 0);
3697 cs->buf[cs->cdw++] = (x << 0) | (z << 18);
3698 cs->buf[cs->cdw++] = (y << 0) | (tile_split << 21) | (nbanks << 25) | (non_disp_tiling << 28);
3699 cs->buf[cs->cdw++] = addr & 0xfffffffc;
3700 cs->buf[cs->cdw++] = (addr >> 32UL) & 0xff;
3701 copy_height -= cheight;
3702 addr += cheight * pitch;
3703 y += cheight;
3704 }
3705 }
3706
3707 boolean evergreen_dma_blit(struct pipe_context *ctx,
3708 struct pipe_resource *dst,
3709 unsigned dst_level,
3710 unsigned dst_x, unsigned dst_y, unsigned dst_z,
3711 struct pipe_resource *src,
3712 unsigned src_level,
3713 const struct pipe_box *src_box)
3714 {
3715 struct r600_context *rctx = (struct r600_context *)ctx;
3716 struct r600_texture *rsrc = (struct r600_texture*)src;
3717 struct r600_texture *rdst = (struct r600_texture*)dst;
3718 unsigned dst_pitch, src_pitch, bpp, dst_mode, src_mode, copy_height;
3719 unsigned src_w, dst_w;
3720
3721 if (rctx->rings.dma.cs == NULL) {
3722 return FALSE;
3723 }
3724 if (src->format != dst->format) {
3725 return FALSE;
3726 }
3727
3728 bpp = rdst->surface.bpe;
3729 dst_pitch = rdst->surface.level[dst_level].pitch_bytes;
3730 src_pitch = rsrc->surface.level[src_level].pitch_bytes;
3731 src_w = rsrc->surface.level[src_level].npix_x;
3732 dst_w = rdst->surface.level[dst_level].npix_x;
3733 copy_height = src_box->height / rsrc->surface.blk_h;
3734
3735 dst_mode = rdst->surface.level[dst_level].mode;
3736 src_mode = rsrc->surface.level[src_level].mode;
3737 /* downcast linear aligned to linear to simplify test */
3738 src_mode = src_mode == RADEON_SURF_MODE_LINEAR_ALIGNED ? RADEON_SURF_MODE_LINEAR : src_mode;
3739 dst_mode = dst_mode == RADEON_SURF_MODE_LINEAR_ALIGNED ? RADEON_SURF_MODE_LINEAR : dst_mode;
3740
3741 if (src_pitch != dst_pitch || src_box->x || dst_x || src_w != dst_w) {
3742 /* FIXME evergreen can do partial blit */
3743 return FALSE;
3744 }
3745 /* the x test here are currently useless (because we don't support partial blit)
3746 * but keep them around so we don't forget about those
3747 */
3748 if ((src_pitch & 0x7) || (src_box->x & 0x7) || (dst_x & 0x7) || (src_box->y & 0x7) || (dst_y & 0x7)) {
3749 return FALSE;
3750 }
3751
3752 /* 128 bpp surfaces require non_disp_tiling for both
3753 * tiled and linear buffers on cayman. However, async
3754 * DMA only supports it on the tiled side. As such
3755 * the tile order is backwards after a L2T/T2L packet.
3756 */
3757 if ((rctx->chip_class == CAYMAN) &&
3758 (src_mode != dst_mode) &&
3759 (util_format_get_blocksize(src->format) >= 16)) {
3760 return FALSE;
3761 }
3762
3763 if (src_mode == dst_mode) {
3764 uint64_t dst_offset, src_offset;
3765 /* simple dma blit would do NOTE code here assume :
3766 * src_box.x/y == 0
3767 * dst_x/y == 0
3768 * dst_pitch == src_pitch
3769 */
3770 src_offset= rsrc->surface.level[src_level].offset;
3771 src_offset += rsrc->surface.level[src_level].slice_size * src_box->z;
3772 src_offset += src_box->y * src_pitch + src_box->x * bpp;
3773 dst_offset = rdst->surface.level[dst_level].offset;
3774 dst_offset += rdst->surface.level[dst_level].slice_size * dst_z;
3775 dst_offset += dst_y * dst_pitch + dst_x * bpp;
3776 evergreen_dma_copy(rctx, dst, src, dst_offset, src_offset,
3777 src_box->height * src_pitch);
3778 } else {
3779 evergreen_dma_copy_tile(rctx, dst, dst_level, dst_x, dst_y, dst_z,
3780 src, src_level, src_box->x, src_box->y, src_box->z,
3781 copy_height, dst_pitch, bpp);
3782 }
3783 return TRUE;
3784 }
3785
3786 void evergreen_init_state_functions(struct r600_context *rctx)
3787 {
3788 unsigned id = 4;
3789
3790 /* !!!
3791 * To avoid GPU lockup registers must be emited in a specific order
3792 * (no kidding ...). The order below is important and have been
3793 * partialy infered from analyzing fglrx command stream.
3794 *
3795 * Don't reorder atom without carefully checking the effect (GPU lockup
3796 * or piglit regression).
3797 * !!!
3798 */
3799
3800 r600_init_atom(rctx, &rctx->framebuffer.atom, id++, evergreen_emit_framebuffer_state, 0);
3801 /* shader const */
3802 r600_init_atom(rctx, &rctx->constbuf_state[PIPE_SHADER_VERTEX].atom, id++, evergreen_emit_vs_constant_buffers, 0);
3803 r600_init_atom(rctx, &rctx->constbuf_state[PIPE_SHADER_GEOMETRY].atom, id++, evergreen_emit_gs_constant_buffers, 0);
3804 r600_init_atom(rctx, &rctx->constbuf_state[PIPE_SHADER_FRAGMENT].atom, id++, evergreen_emit_ps_constant_buffers, 0);
3805 /* shader program */
3806 r600_init_atom(rctx, &rctx->cs_shader_state.atom, id++, evergreen_emit_cs_shader, 0);
3807 /* sampler */
3808 r600_init_atom(rctx, &rctx->samplers[PIPE_SHADER_VERTEX].states.atom, id++, evergreen_emit_vs_sampler_states, 0);
3809 r600_init_atom(rctx, &rctx->samplers[PIPE_SHADER_GEOMETRY].states.atom, id++, evergreen_emit_gs_sampler_states, 0);
3810 r600_init_atom(rctx, &rctx->samplers[PIPE_SHADER_FRAGMENT].states.atom, id++, evergreen_emit_ps_sampler_states, 0);
3811 /* resources */
3812 r600_init_atom(rctx, &rctx->vertex_buffer_state.atom, id++, evergreen_fs_emit_vertex_buffers, 0);
3813 r600_init_atom(rctx, &rctx->cs_vertex_buffer_state.atom, id++, evergreen_cs_emit_vertex_buffers, 0);
3814 r600_init_atom(rctx, &rctx->samplers[PIPE_SHADER_VERTEX].views.atom, id++, evergreen_emit_vs_sampler_views, 0);
3815 r600_init_atom(rctx, &rctx->samplers[PIPE_SHADER_GEOMETRY].views.atom, id++, evergreen_emit_gs_sampler_views, 0);
3816 r600_init_atom(rctx, &rctx->samplers[PIPE_SHADER_FRAGMENT].views.atom, id++, evergreen_emit_ps_sampler_views, 0);
3817
3818 r600_init_atom(rctx, &rctx->vgt_state.atom, id++, r600_emit_vgt_state, 7);
3819
3820 if (rctx->chip_class == EVERGREEN) {
3821 r600_init_atom(rctx, &rctx->sample_mask.atom, id++, evergreen_emit_sample_mask, 3);
3822 } else {
3823 r600_init_atom(rctx, &rctx->sample_mask.atom, id++, cayman_emit_sample_mask, 4);
3824 }
3825 rctx->sample_mask.sample_mask = ~0;
3826
3827 r600_init_atom(rctx, &rctx->alphatest_state.atom, id++, r600_emit_alphatest_state, 6);
3828 r600_init_atom(rctx, &rctx->blend_color.atom, id++, r600_emit_blend_color, 6);
3829 r600_init_atom(rctx, &rctx->blend_state.atom, id++, r600_emit_cso_state, 0);
3830 r600_init_atom(rctx, &rctx->cb_misc_state.atom, id++, evergreen_emit_cb_misc_state, 4);
3831 r600_init_atom(rctx, &rctx->clip_misc_state.atom, id++, r600_emit_clip_misc_state, 6);
3832 r600_init_atom(rctx, &rctx->clip_state.atom, id++, evergreen_emit_clip_state, 26);
3833 r600_init_atom(rctx, &rctx->db_misc_state.atom, id++, evergreen_emit_db_misc_state, 10);
3834 r600_init_atom(rctx, &rctx->db_state.atom, id++, evergreen_emit_db_state, 14);
3835 r600_init_atom(rctx, &rctx->dsa_state.atom, id++, r600_emit_cso_state, 0);
3836 r600_init_atom(rctx, &rctx->poly_offset_state.atom, id++, evergreen_emit_polygon_offset, 6);
3837 r600_init_atom(rctx, &rctx->rasterizer_state.atom, id++, r600_emit_cso_state, 0);
3838 r600_init_atom(rctx, &rctx->scissor.atom, id++, evergreen_emit_scissor_state, 4);
3839 r600_init_atom(rctx, &rctx->stencil_ref.atom, id++, r600_emit_stencil_ref, 4);
3840 r600_init_atom(rctx, &rctx->viewport.atom, id++, r600_emit_viewport_state, 8);
3841 r600_init_atom(rctx, &rctx->vertex_fetch_shader.atom, id++, evergreen_emit_vertex_fetch_shader, 5);
3842 r600_init_atom(rctx, &rctx->streamout.begin_atom, id++, r600_emit_streamout_begin, 0);
3843 r600_init_atom(rctx, &rctx->vertex_shader.atom, id++, r600_emit_shader, 23);
3844 r600_init_atom(rctx, &rctx->pixel_shader.atom, id++, r600_emit_shader, 0);
3845
3846 rctx->context.create_blend_state = evergreen_create_blend_state;
3847 rctx->context.create_depth_stencil_alpha_state = evergreen_create_dsa_state;
3848 rctx->context.create_rasterizer_state = evergreen_create_rs_state;
3849 rctx->context.create_sampler_state = evergreen_create_sampler_state;
3850 rctx->context.create_sampler_view = evergreen_create_sampler_view;
3851 rctx->context.set_framebuffer_state = evergreen_set_framebuffer_state;
3852 rctx->context.set_polygon_stipple = evergreen_set_polygon_stipple;
3853 rctx->context.set_scissor_state = evergreen_set_scissor_state;
3854
3855 if (rctx->chip_class == EVERGREEN)
3856 rctx->context.get_sample_position = evergreen_get_sample_position;
3857 else
3858 rctx->context.get_sample_position = cayman_get_sample_position;
3859 evergreen_init_compute_state_functions(rctx);
3860 }