projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
r600: move to using hw stages array for hw stage atoms
[mesa.git] / src / gallium / drivers / r600 / r600_pipe.h
1 /*
2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Jerome Glisse
25 */
26 #ifndef R600_PIPE_H
27 #define R600_PIPE_H
28
29 #include "radeon/r600_pipe_common.h"
30 #include "radeon/r600_cs.h"
31
32 #include "r600_llvm.h"
33 #include "r600_public.h"
34
35 #include "util/u_suballoc.h"
36 #include "util/list.h"
37 #include "util/u_transfer.h"
38
39 #include "tgsi/tgsi_scan.h"
40
41 #define R600_NUM_ATOMS 45
42
43 #define R600_MAX_VIEWPORTS 16
44
45 /* read caches */
46 #define R600_CONTEXT_INV_VERTEX_CACHE (R600_CONTEXT_PRIVATE_FLAG << 0)
47 #define R600_CONTEXT_INV_TEX_CACHE (R600_CONTEXT_PRIVATE_FLAG << 1)
48 #define R600_CONTEXT_INV_CONST_CACHE (R600_CONTEXT_PRIVATE_FLAG << 2)
49 /* read-write caches */
50 #define R600_CONTEXT_FLUSH_AND_INV (R600_CONTEXT_PRIVATE_FLAG << 3)
51 #define R600_CONTEXT_FLUSH_AND_INV_CB_META (R600_CONTEXT_PRIVATE_FLAG << 4)
52 #define R600_CONTEXT_FLUSH_AND_INV_DB_META (R600_CONTEXT_PRIVATE_FLAG << 5)
53 #define R600_CONTEXT_FLUSH_AND_INV_DB (R600_CONTEXT_PRIVATE_FLAG << 6)
54 #define R600_CONTEXT_FLUSH_AND_INV_CB (R600_CONTEXT_PRIVATE_FLAG << 7)
55 /* engine synchronization */
56 #define R600_CONTEXT_PS_PARTIAL_FLUSH (R600_CONTEXT_PRIVATE_FLAG << 8)
57 #define R600_CONTEXT_WAIT_3D_IDLE (R600_CONTEXT_PRIVATE_FLAG << 9)
58 #define R600_CONTEXT_WAIT_CP_DMA_IDLE (R600_CONTEXT_PRIVATE_FLAG << 10)
59
60 /* the number of CS dwords for flushing and drawing */
61 #define R600_MAX_FLUSH_CS_DWORDS 16
62 #define R600_MAX_DRAW_CS_DWORDS 52
63 #define R600_TRACE_CS_DWORDS 7
64
65 #define R600_MAX_USER_CONST_BUFFERS 13
66 #define R600_MAX_DRIVER_CONST_BUFFERS 2
67 #define R600_MAX_CONST_BUFFERS (R600_MAX_USER_CONST_BUFFERS + R600_MAX_DRIVER_CONST_BUFFERS)
68
69 /* start driver buffers after user buffers */
70 #define R600_BUFFER_INFO_CONST_BUFFER (R600_MAX_USER_CONST_BUFFERS)
71 #define R600_UCP_SIZE (4*4*8)
72 #define R600_BUFFER_INFO_OFFSET (R600_UCP_SIZE)
73
74 #define R600_GS_RING_CONST_BUFFER (R600_MAX_USER_CONST_BUFFERS + 1)
75 /* Currently R600_MAX_CONST_BUFFERS just fits on the hw, which has a limit
76 * of 16 const buffers.
77 * UCP/SAMPLE_POSITIONS are never accessed by same shader stage so they can use the same id.
78 *
79 * In order to support d3d 11 mandated minimum of 15 user const buffers
80 * we'd have to squash all use cases into one driver buffer.
81 */
82 #define R600_MAX_CONST_BUFFER_SIZE (4096 * sizeof(float[4]))
83
84 /* HW stages */
85 #define R600_HW_STAGE_PS 0
86 #define R600_HW_STAGE_VS 1
87 #define R600_HW_STAGE_GS 2
88 #define R600_HW_STAGE_ES 3
89 #define EG_HW_STAGE_LS 4
90 #define EG_HW_STAGE_HS 5
91
92 #define R600_NUM_HW_STAGES 4
93 #define EG_NUM_HW_STAGES 6
94
95 #ifdef PIPE_ARCH_BIG_ENDIAN
96 #define R600_BIG_ENDIAN 1
97 #else
98 #define R600_BIG_ENDIAN 0
99 #endif
100
101 struct r600_context;
102 struct r600_bytecode;
103 union r600_shader_key;
104
105 /* This is an atom containing GPU commands that never change.
106 * This is supposed to be copied directly into the CS. */
107 struct r600_command_buffer {
108 uint32_t *buf;
109 unsigned num_dw;
110 unsigned max_num_dw;
111 unsigned pkt_flags;
112 };
113
114 struct r600_db_state {
115 struct r600_atom atom;
116 struct r600_surface *rsurf;
117 };
118
119 struct r600_db_misc_state {
120 struct r600_atom atom;
121 bool occlusion_query_enabled;
122 bool flush_depthstencil_through_cb;
123 bool flush_depth_inplace;
124 bool flush_stencil_inplace;
125 bool copy_depth, copy_stencil;
126 unsigned copy_sample;
127 unsigned log_samples;
128 unsigned db_shader_control;
129 bool htile_clear;
130 uint8_t ps_conservative_z;
131 };
132
133 struct r600_cb_misc_state {
134 struct r600_atom atom;
135 unsigned cb_color_control; /* this comes from blend state */
136 unsigned blend_colormask; /* 8*4 bits for 8 RGBA colorbuffers */
137 unsigned nr_cbufs;
138 unsigned nr_ps_color_outputs;
139 bool multiwrite;
140 bool dual_src_blend;
141 };
142
143 struct r600_clip_misc_state {
144 struct r600_atom atom;
145 unsigned pa_cl_clip_cntl; /* from rasterizer */
146 unsigned pa_cl_vs_out_cntl; /* from vertex shader */
147 unsigned clip_plane_enable; /* from rasterizer */
148 unsigned clip_dist_write; /* from vertex shader */
149 boolean clip_disable; /* from vertex shader */
150 };
151
152 struct r600_alphatest_state {
153 struct r600_atom atom;
154 unsigned sx_alpha_test_control; /* this comes from dsa state */
155 unsigned sx_alpha_ref; /* this comes from dsa state */
156 bool bypass;
157 bool cb0_export_16bpc; /* from set_framebuffer_state */
158 };
159
160 struct r600_vgt_state {
161 struct r600_atom atom;
162 uint32_t vgt_multi_prim_ib_reset_en;
163 uint32_t vgt_multi_prim_ib_reset_indx;
164 uint32_t vgt_indx_offset;
165 bool last_draw_was_indirect;
166 };
167
168 struct r600_blend_color {
169 struct r600_atom atom;
170 struct pipe_blend_color state;
171 };
172
173 struct r600_clip_state {
174 struct r600_atom atom;
175 struct pipe_clip_state state;
176 };
177
178 struct r600_cs_shader_state {
179 struct r600_atom atom;
180 unsigned kernel_index;
181 unsigned pc;
182 struct r600_pipe_compute *shader;
183 };
184
185 struct r600_framebuffer {
186 struct r600_atom atom;
187 struct pipe_framebuffer_state state;
188 unsigned compressed_cb_mask;
189 unsigned nr_samples;
190 bool export_16bpc;
191 bool cb0_is_integer;
192 bool is_msaa_resolve;
193 };
194
195 struct r600_sample_mask {
196 struct r600_atom atom;
197 uint16_t sample_mask; /* there are only 8 bits on EG, 16 bits on Cayman */
198 };
199
200 struct r600_config_state {
201 struct r600_atom atom;
202 unsigned sq_gpr_resource_mgmt_1;
203 unsigned sq_gpr_resource_mgmt_2;
204 };
205
206 struct r600_stencil_ref
207 {
208 ubyte ref_value[2];
209 ubyte valuemask[2];
210 ubyte writemask[2];
211 };
212
213 struct r600_stencil_ref_state {
214 struct r600_atom atom;
215 struct r600_stencil_ref state;
216 struct pipe_stencil_ref pipe_state;
217 };
218
219 struct r600_viewport_state {
220 struct r600_atom atom;
221 struct pipe_viewport_state state[R600_MAX_VIEWPORTS];
222 uint32_t dirty_mask;
223 };
224
225 struct r600_shader_stages_state {
226 struct r600_atom atom;
227 unsigned geom_enable;
228 };
229
230 struct r600_gs_rings_state {
231 struct r600_atom atom;
232 unsigned enable;
233 struct pipe_constant_buffer esgs_ring;
234 struct pipe_constant_buffer gsvs_ring;
235 };
236
237 /* This must start from 16. */
238 /* features */
239 #define DBG_LLVM (1 << 29)
240 #define DBG_NO_CP_DMA (1 << 30)
241 /* shader backend */
242 #define DBG_NO_SB (1 << 21)
243 #define DBG_SB_CS (1 << 22)
244 #define DBG_SB_DRY_RUN (1 << 23)
245 #define DBG_SB_STAT (1 << 24)
246 #define DBG_SB_DUMP (1 << 25)
247 #define DBG_SB_NO_FALLBACK (1 << 26)
248 #define DBG_SB_DISASM (1 << 27)
249 #define DBG_SB_SAFEMATH (1 << 28)
250
251 struct r600_screen {
252 struct r600_common_screen b;
253 bool has_msaa;
254 bool has_compressed_msaa_texturing;
255
256 /*for compute global memory binding, we allocate stuff here, instead of
257 * buffers.
258 * XXX: Not sure if this is the best place for global_pool. Also,
259 * it's not thread safe, so it won't work with multiple contexts. */
260 struct compute_memory_pool *global_pool;
261 };
262
263 struct r600_pipe_sampler_view {
264 struct pipe_sampler_view base;
265 struct list_head list;
266 struct r600_resource *tex_resource;
267 uint32_t tex_resource_words[8];
268 bool skip_mip_address_reloc;
269 bool is_stencil_sampler;
270 };
271
272 struct r600_rasterizer_state {
273 struct r600_command_buffer buffer;
274 boolean flatshade;
275 boolean two_side;
276 unsigned sprite_coord_enable;
277 unsigned clip_plane_enable;
278 unsigned pa_sc_line_stipple;
279 unsigned pa_cl_clip_cntl;
280 unsigned pa_su_sc_mode_cntl;
281 float offset_units;
282 float offset_scale;
283 bool offset_enable;
284 bool scissor_enable;
285 bool multisample_enable;
286 };
287
288 struct r600_poly_offset_state {
289 struct r600_atom atom;
290 enum pipe_format zs_format;
291 float offset_units;
292 float offset_scale;
293 };
294
295 struct r600_blend_state {
296 struct r600_command_buffer buffer;
297 struct r600_command_buffer buffer_no_blend;
298 unsigned cb_target_mask;
299 unsigned cb_color_control;
300 unsigned cb_color_control_no_blend;
301 bool dual_src_blend;
302 bool alpha_to_one;
303 };
304
305 struct r600_dsa_state {
306 struct r600_command_buffer buffer;
307 unsigned alpha_ref;
308 ubyte valuemask[2];
309 ubyte writemask[2];
310 unsigned zwritemask;
311 unsigned sx_alpha_test_control;
312 };
313
314 struct r600_pipe_shader;
315
316 struct r600_pipe_shader_selector {
317 struct r600_pipe_shader *current;
318
319 struct tgsi_token *tokens;
320 struct pipe_stream_output_info so;
321 struct tgsi_shader_info info;
322
323 unsigned num_shaders;
324
325 /* PIPE_SHADER_[VERTEX|FRAGMENT|...] */
326 unsigned type;
327
328 /* geometry shader properties */
329 unsigned gs_output_prim;
330 unsigned gs_max_out_vertices;
331 unsigned gs_num_invocations;
332
333 unsigned nr_ps_max_color_exports;
334 };
335
336 struct r600_pipe_sampler_state {
337 uint32_t tex_sampler_words[3];
338 union pipe_color_union border_color;
339 bool border_color_use;
340 bool seamless_cube_map;
341 };
342
343 /* needed for blitter save */
344 #define NUM_TEX_UNITS 16
345
346 struct r600_seamless_cube_map {
347 struct r600_atom atom;
348 bool enabled;
349 };
350
351 struct r600_samplerview_state {
352 struct r600_atom atom;
353 struct r600_pipe_sampler_view *views[NUM_TEX_UNITS];
354 uint32_t enabled_mask;
355 uint32_t dirty_mask;
356 uint32_t compressed_depthtex_mask; /* which textures are depth */
357 uint32_t compressed_colortex_mask;
358 boolean dirty_buffer_constants;
359 };
360
361 struct r600_sampler_states {
362 struct r600_atom atom;
363 struct r600_pipe_sampler_state *states[NUM_TEX_UNITS];
364 uint32_t enabled_mask;
365 uint32_t dirty_mask;
366 uint32_t has_bordercolor_mask; /* which states contain the border color */
367 };
368
369 struct r600_textures_info {
370 struct r600_samplerview_state views;
371 struct r600_sampler_states states;
372 bool is_array_sampler[NUM_TEX_UNITS];
373 };
374
375 struct r600_shader_driver_constants_info {
376 /* currently 128 bytes for UCP/samplepos + sampler buffer constants */
377 uint32_t *constants;
378 uint32_t alloc_size;
379 bool vs_ucp_dirty;
380 bool texture_const_dirty;
381 bool ps_sample_pos_dirty;
382 };
383
384 struct r600_constbuf_state
385 {
386 struct r600_atom atom;
387 struct pipe_constant_buffer cb[PIPE_MAX_CONSTANT_BUFFERS];
388 uint32_t enabled_mask;
389 uint32_t dirty_mask;
390 };
391
392 struct r600_vertexbuf_state
393 {
394 struct r600_atom atom;
395 struct pipe_vertex_buffer vb[PIPE_MAX_ATTRIBS];
396 uint32_t enabled_mask; /* non-NULL buffers */
397 uint32_t dirty_mask;
398 };
399
400 /* CSO (constant state object, in other words, immutable state). */
401 struct r600_cso_state
402 {
403 struct r600_atom atom;
404 void *cso; /* e.g. r600_blend_state */
405 struct r600_command_buffer *cb;
406 };
407
408 struct r600_scissor_state
409 {
410 struct r600_atom atom;
411 struct pipe_scissor_state scissor[R600_MAX_VIEWPORTS];
412 uint32_t dirty_mask;
413 bool enable; /* r6xx only */
414 };
415
416 struct r600_fetch_shader {
417 struct r600_resource *buffer;
418 unsigned offset;
419 };
420
421 struct r600_shader_state {
422 struct r600_atom atom;
423 struct r600_pipe_shader *shader;
424 };
425
426 struct r600_context {
427 struct r600_common_context b;
428 struct r600_screen *screen;
429 struct blitter_context *blitter;
430 struct u_suballocator *allocator_fetch_shader;
431
432 /* Hardware info. */
433 boolean has_vertex_cache;
434 boolean keep_tiling_flags;
435 unsigned default_gprs[EG_NUM_HW_STAGES];
436 unsigned r6xx_num_clause_temp_gprs;
437
438 /* Miscellaneous state objects. */
439 void *custom_dsa_flush;
440 void *custom_blend_resolve;
441 void *custom_blend_decompress;
442 void *custom_blend_fastclear;
443 /* With rasterizer discard, there doesn't have to be a pixel shader.
444 * In that case, we bind this one: */
445 void *dummy_pixel_shader;
446 /* These dummy CMASK and FMASK buffers are used to get around the R6xx hardware
447 * bug where valid CMASK and FMASK are required to be present to avoid
448 * a hardlock in certain operations but aren't actually used
449 * for anything useful. */
450 struct r600_resource *dummy_fmask;
451 struct r600_resource *dummy_cmask;
452
453 /* State binding slots are here. */
454 struct r600_atom *atoms[R600_NUM_ATOMS];
455 /* Dirty atom bitmask for fast tests */
456 uint64_t dirty_atoms;
457 /* States for CS initialization. */
458 struct r600_command_buffer start_cs_cmd; /* invariant state mostly */
459 /** Compute specific registers initializations. The start_cs_cmd atom
460 * must be emitted before start_compute_cs_cmd. */
461 struct r600_command_buffer start_compute_cs_cmd;
462 /* Register states. */
463 struct r600_alphatest_state alphatest_state;
464 struct r600_cso_state blend_state;
465 struct r600_blend_color blend_color;
466 struct r600_cb_misc_state cb_misc_state;
467 struct r600_clip_misc_state clip_misc_state;
468 struct r600_clip_state clip_state;
469 struct r600_db_misc_state db_misc_state;
470 struct r600_db_state db_state;
471 struct r600_cso_state dsa_state;
472 struct r600_framebuffer framebuffer;
473 struct r600_poly_offset_state poly_offset_state;
474 struct r600_cso_state rasterizer_state;
475 struct r600_sample_mask sample_mask;
476 struct r600_scissor_state scissor;
477 struct r600_seamless_cube_map seamless_cube_map;
478 struct r600_config_state config_state;
479 struct r600_stencil_ref_state stencil_ref;
480 struct r600_vgt_state vgt_state;
481 struct r600_viewport_state viewport;
482 /* Shaders and shader resources. */
483 struct r600_cso_state vertex_fetch_shader;
484 struct r600_shader_state hw_shader_stages[EG_NUM_HW_STAGES];
485 struct r600_cs_shader_state cs_shader_state;
486 struct r600_shader_stages_state shader_stages;
487 struct r600_gs_rings_state gs_rings;
488 struct r600_constbuf_state constbuf_state[PIPE_SHADER_TYPES];
489 struct r600_textures_info samplers[PIPE_SHADER_TYPES];
490
491 struct r600_shader_driver_constants_info driver_consts[PIPE_SHADER_TYPES];
492
493 /** Vertex buffers for fetch shaders */
494 struct r600_vertexbuf_state vertex_buffer_state;
495 /** Vertex buffers for compute shaders */
496 struct r600_vertexbuf_state cs_vertex_buffer_state;
497
498 /* Additional context states. */
499 unsigned compute_cb_target_mask;
500 struct r600_pipe_shader_selector *ps_shader;
501 struct r600_pipe_shader_selector *vs_shader;
502 struct r600_pipe_shader_selector *gs_shader;
503 struct r600_rasterizer_state *rasterizer;
504 bool alpha_to_one;
505 bool force_blend_disable;
506 boolean dual_src_blend;
507 unsigned zwritemask;
508 int ps_iter_samples;
509
510 /* Index buffer. */
511 struct pipe_index_buffer index_buffer;
512
513 /* Last draw state (-1 = unset). */
514 int last_primitive_type; /* Last primitive type used in draw_vbo. */
515 int last_start_instance;
516
517 void *sb_context;
518 struct r600_isa *isa;
519 float sample_positions[4 * 16];
520 };
521
522 static inline void r600_emit_command_buffer(struct radeon_winsys_cs *cs,
523 struct r600_command_buffer *cb)
524 {
525 assert(cs->cdw + cb->num_dw <= cs->max_dw);
526 memcpy(cs->buf + cs->cdw, cb->buf, 4 * cb->num_dw);
527 cs->cdw += cb->num_dw;
528 }
529
530 static inline void r600_set_atom_dirty(struct r600_context *rctx,
531 struct r600_atom *atom,
532 bool dirty)
533 {
534 uint64_t mask;
535
536 assert(atom->id != 0);
537 assert(atom->id < sizeof(mask) * 8);
538 mask = 1ull << atom->id;
539 if (dirty)
540 rctx->dirty_atoms |= mask;
541 else
542 rctx->dirty_atoms &= ~mask;
543 }
544
545 static inline void r600_mark_atom_dirty(struct r600_context *rctx,
546 struct r600_atom *atom)
547 {
548 r600_set_atom_dirty(rctx, atom, true);
549 }
550
551 void r600_trace_emit(struct r600_context *rctx);
552
553 static inline void r600_emit_atom(struct r600_context *rctx, struct r600_atom *atom)
554 {
555 atom->emit(&rctx->b, atom);
556 r600_set_atom_dirty(rctx, atom, false);
557 if (rctx->screen->b.trace_bo) {
558 r600_trace_emit(rctx);
559 }
560 }
561
562 static inline void r600_set_cso_state(struct r600_context *rctx,
563 struct r600_cso_state *state, void *cso)
564 {
565 state->cso = cso;
566 r600_set_atom_dirty(rctx, &state->atom, cso != NULL);
567 }
568
569 static inline void r600_set_cso_state_with_cb(struct r600_context *rctx,
570 struct r600_cso_state *state, void *cso,
571 struct r600_command_buffer *cb)
572 {
573 state->cb = cb;
574 state->atom.num_dw = cb ? cb->num_dw : 0;
575 r600_set_cso_state(rctx, state, cso);
576 }
577
578 /* compute_memory_pool.c */
579 struct compute_memory_pool;
580 void compute_memory_pool_delete(struct compute_memory_pool* pool);
581 struct compute_memory_pool* compute_memory_pool_new(
582 struct r600_screen *rscreen);
583
584 /* evergreen_state.c */
585 struct pipe_sampler_view *
586 evergreen_create_sampler_view_custom(struct pipe_context *ctx,
587 struct pipe_resource *texture,
588 const struct pipe_sampler_view *state,
589 unsigned width0, unsigned height0,
590 unsigned force_level);
591 void evergreen_init_common_regs(struct r600_command_buffer *cb,
592 enum chip_class ctx_chip_class,
593 enum radeon_family ctx_family,
594 int ctx_drm_minor);
595 void cayman_init_common_regs(struct r600_command_buffer *cb,
596 enum chip_class ctx_chip_class,
597 enum radeon_family ctx_family,
598 int ctx_drm_minor);
599
600 void evergreen_init_state_functions(struct r600_context *rctx);
601 void evergreen_init_atom_start_cs(struct r600_context *rctx);
602 void evergreen_update_ps_state(struct pipe_context *ctx, struct r600_pipe_shader *shader);
603 void evergreen_update_es_state(struct pipe_context *ctx, struct r600_pipe_shader *shader);
604 void evergreen_update_gs_state(struct pipe_context *ctx, struct r600_pipe_shader *shader);
605 void evergreen_update_vs_state(struct pipe_context *ctx, struct r600_pipe_shader *shader);
606 void *evergreen_create_db_flush_dsa(struct r600_context *rctx);
607 void *evergreen_create_resolve_blend(struct r600_context *rctx);
608 void *evergreen_create_decompress_blend(struct r600_context *rctx);
609 void *evergreen_create_fastclear_blend(struct r600_context *rctx);
610 boolean evergreen_is_format_supported(struct pipe_screen *screen,
611 enum pipe_format format,
612 enum pipe_texture_target target,
613 unsigned sample_count,
614 unsigned usage);
615 void evergreen_init_color_surface(struct r600_context *rctx,
616 struct r600_surface *surf);
617 void evergreen_init_color_surface_rat(struct r600_context *rctx,
618 struct r600_surface *surf);
619 void evergreen_update_db_shader_control(struct r600_context * rctx);
620
621 /* r600_blit.c */
622 void r600_init_blit_functions(struct r600_context *rctx);
623 void r600_decompress_depth_textures(struct r600_context *rctx,
624 struct r600_samplerview_state *textures);
625 void r600_decompress_color_textures(struct r600_context *rctx,
626 struct r600_samplerview_state *textures);
627 void r600_resource_copy_region(struct pipe_context *ctx,
628 struct pipe_resource *dst,
629 unsigned dst_level,
630 unsigned dstx, unsigned dsty, unsigned dstz,
631 struct pipe_resource *src,
632 unsigned src_level,
633 const struct pipe_box *src_box);
634
635 /* r600_shader.c */
636 int r600_pipe_shader_create(struct pipe_context *ctx,
637 struct r600_pipe_shader *shader,
638 union r600_shader_key key);
639
640 void r600_pipe_shader_destroy(struct pipe_context *ctx, struct r600_pipe_shader *shader);
641
642 /* r600_state.c */
643 struct pipe_sampler_view *
644 r600_create_sampler_view_custom(struct pipe_context *ctx,
645 struct pipe_resource *texture,
646 const struct pipe_sampler_view *state,
647 unsigned width_first_level, unsigned height_first_level);
648 void r600_init_state_functions(struct r600_context *rctx);
649 void r600_init_atom_start_cs(struct r600_context *rctx);
650 void r600_update_ps_state(struct pipe_context *ctx, struct r600_pipe_shader *shader);
651 void r600_update_es_state(struct pipe_context *ctx, struct r600_pipe_shader *shader);
652 void r600_update_gs_state(struct pipe_context *ctx, struct r600_pipe_shader *shader);
653 void r600_update_vs_state(struct pipe_context *ctx, struct r600_pipe_shader *shader);
654 void *r600_create_db_flush_dsa(struct r600_context *rctx);
655 void *r600_create_resolve_blend(struct r600_context *rctx);
656 void *r700_create_resolve_blend(struct r600_context *rctx);
657 void *r600_create_decompress_blend(struct r600_context *rctx);
658 bool r600_adjust_gprs(struct r600_context *rctx);
659 boolean r600_is_format_supported(struct pipe_screen *screen,
660 enum pipe_format format,
661 enum pipe_texture_target target,
662 unsigned sample_count,
663 unsigned usage);
664 void r600_update_db_shader_control(struct r600_context * rctx);
665
666 /* r600_hw_context.c */
667 void r600_context_gfx_flush(void *context, unsigned flags,
668 struct pipe_fence_handle **fence);
669 void r600_begin_new_cs(struct r600_context *ctx);
670 void r600_flush_emit(struct r600_context *ctx);
671 void r600_need_cs_space(struct r600_context *ctx, unsigned num_dw, boolean count_draw_in);
672 void r600_cp_dma_copy_buffer(struct r600_context *rctx,
673 struct pipe_resource *dst, uint64_t dst_offset,
674 struct pipe_resource *src, uint64_t src_offset,
675 unsigned size);
676 void evergreen_cp_dma_clear_buffer(struct r600_context *rctx,
677 struct pipe_resource *dst, uint64_t offset,
678 unsigned size, uint32_t clear_value);
679 void r600_dma_copy_buffer(struct r600_context *rctx,
680 struct pipe_resource *dst,
681 struct pipe_resource *src,
682 uint64_t dst_offset,
683 uint64_t src_offset,
684 uint64_t size);
685
686 /*
687 * evergreen_hw_context.c
688 */
689 void evergreen_dma_copy_buffer(struct r600_context *rctx,
690 struct pipe_resource *dst,
691 struct pipe_resource *src,
692 uint64_t dst_offset,
693 uint64_t src_offset,
694 uint64_t size);
695
696 /* r600_state_common.c */
697 void r600_init_common_state_functions(struct r600_context *rctx);
698 void r600_emit_cso_state(struct r600_context *rctx, struct r600_atom *atom);
699 void r600_emit_alphatest_state(struct r600_context *rctx, struct r600_atom *atom);
700 void r600_emit_blend_color(struct r600_context *rctx, struct r600_atom *atom);
701 void r600_emit_vgt_state(struct r600_context *rctx, struct r600_atom *atom);
702 void r600_emit_clip_misc_state(struct r600_context *rctx, struct r600_atom *atom);
703 void r600_emit_stencil_ref(struct r600_context *rctx, struct r600_atom *atom);
704 void r600_emit_viewport_state(struct r600_context *rctx, struct r600_atom *atom);
705 void r600_emit_shader(struct r600_context *rctx, struct r600_atom *a);
706 void r600_add_atom(struct r600_context *rctx, struct r600_atom *atom, unsigned id);
707 void r600_init_atom(struct r600_context *rctx, struct r600_atom *atom, unsigned id,
708 void (*emit)(struct r600_context *ctx, struct r600_atom *state),
709 unsigned num_dw);
710 void r600_vertex_buffers_dirty(struct r600_context *rctx);
711 void r600_sampler_views_dirty(struct r600_context *rctx,
712 struct r600_samplerview_state *state);
713 void r600_sampler_states_dirty(struct r600_context *rctx,
714 struct r600_sampler_states *state);
715 void r600_constant_buffers_dirty(struct r600_context *rctx, struct r600_constbuf_state *state);
716 void r600_set_sample_locations_constant_buffer(struct r600_context *rctx);
717 uint32_t r600_translate_stencil_op(int s_op);
718 uint32_t r600_translate_fill(uint32_t func);
719 unsigned r600_tex_wrap(unsigned wrap);
720 unsigned r600_tex_filter(unsigned filter);
721 unsigned r600_tex_mipfilter(unsigned filter);
722 unsigned r600_tex_compare(unsigned compare);
723 bool sampler_state_needs_border_color(const struct pipe_sampler_state *state);
724 struct pipe_surface *r600_create_surface_custom(struct pipe_context *pipe,
725 struct pipe_resource *texture,
726 const struct pipe_surface *templ,
727 unsigned width, unsigned height);
728 unsigned r600_get_swizzle_combined(const unsigned char *swizzle_format,
729 const unsigned char *swizzle_view,
730 boolean vtx);
731 uint32_t r600_translate_texformat(struct pipe_screen *screen, enum pipe_format format,
732 const unsigned char *swizzle_view,
733 uint32_t *word4_p, uint32_t *yuv_format_p);
734 uint32_t r600_translate_colorformat(enum chip_class chip, enum pipe_format format);
735 uint32_t r600_colorformat_endian_swap(uint32_t colorformat);
736
737 /* r600_uvd.c */
738 struct pipe_video_codec *r600_uvd_create_decoder(struct pipe_context *context,
739 const struct pipe_video_codec *decoder);
740
741 struct pipe_video_buffer *r600_video_buffer_create(struct pipe_context *pipe,
742 const struct pipe_video_buffer *tmpl);
743
744 /*
745 * Helpers for building command buffers
746 */
747
748 #define PKT3_SET_CONFIG_REG 0x68
749 #define PKT3_SET_CONTEXT_REG 0x69
750 #define PKT3_SET_CTL_CONST 0x6F
751 #define PKT3_SET_LOOP_CONST 0x6C
752
753 #define R600_CONFIG_REG_OFFSET 0x08000
754 #define R600_CONTEXT_REG_OFFSET 0x28000
755 #define R600_CTL_CONST_OFFSET 0x3CFF0
756 #define R600_LOOP_CONST_OFFSET 0X0003E200
757 #define EG_LOOP_CONST_OFFSET 0x0003A200
758
759 #define PKT_TYPE_S(x) (((x) & 0x3) << 30)
760 #define PKT_COUNT_S(x) (((x) & 0x3FFF) << 16)
761 #define PKT3_IT_OPCODE_S(x) (((x) & 0xFF) << 8)
762 #define PKT3_PREDICATE(x) (((x) >> 0) & 0x1)
763 #define PKT3(op, count, predicate) (PKT_TYPE_S(3) | PKT_COUNT_S(count) | PKT3_IT_OPCODE_S(op) | PKT3_PREDICATE(predicate))
764
765 #define RADEON_CP_PACKET3_COMPUTE_MODE 0x00000002
766
767 /*Evergreen Compute packet3*/
768 #define PKT3C(op, count, predicate) (PKT_TYPE_S(3) | PKT3_IT_OPCODE_S(op) | PKT_COUNT_S(count) | PKT3_PREDICATE(predicate) | RADEON_CP_PACKET3_COMPUTE_MODE)
769
770 static inline void r600_store_value(struct r600_command_buffer *cb, unsigned value)
771 {
772 cb->buf[cb->num_dw++] = value;
773 }
774
775 static inline void r600_store_array(struct r600_command_buffer *cb, unsigned num, unsigned *ptr)
776 {
777 assert(cb->num_dw+num <= cb->max_num_dw);
778 memcpy(&cb->buf[cb->num_dw], ptr, num * sizeof(ptr[0]));
779 cb->num_dw += num;
780 }
781
782 static inline void r600_store_config_reg_seq(struct r600_command_buffer *cb, unsigned reg, unsigned num)
783 {
784 assert(reg < R600_CONTEXT_REG_OFFSET);
785 assert(cb->num_dw+2+num <= cb->max_num_dw);
786 cb->buf[cb->num_dw++] = PKT3(PKT3_SET_CONFIG_REG, num, 0);
787 cb->buf[cb->num_dw++] = (reg - R600_CONFIG_REG_OFFSET) >> 2;
788 }
789
790 /**
791 * Needs cb->pkt_flags set to RADEON_CP_PACKET3_COMPUTE_MODE for compute
792 * shaders.
793 */
794 static inline void r600_store_context_reg_seq(struct r600_command_buffer *cb, unsigned reg, unsigned num)
795 {
796 assert(reg >= R600_CONTEXT_REG_OFFSET && reg < R600_CTL_CONST_OFFSET);
797 assert(cb->num_dw+2+num <= cb->max_num_dw);
798 cb->buf[cb->num_dw++] = PKT3(PKT3_SET_CONTEXT_REG, num, 0) | cb->pkt_flags;
799 cb->buf[cb->num_dw++] = (reg - R600_CONTEXT_REG_OFFSET) >> 2;
800 }
801
802 /**
803 * Needs cb->pkt_flags set to RADEON_CP_PACKET3_COMPUTE_MODE for compute
804 * shaders.
805 */
806 static inline void r600_store_ctl_const_seq(struct r600_command_buffer *cb, unsigned reg, unsigned num)
807 {
808 assert(reg >= R600_CTL_CONST_OFFSET);
809 assert(cb->num_dw+2+num <= cb->max_num_dw);
810 cb->buf[cb->num_dw++] = PKT3(PKT3_SET_CTL_CONST, num, 0) | cb->pkt_flags;
811 cb->buf[cb->num_dw++] = (reg - R600_CTL_CONST_OFFSET) >> 2;
812 }
813
814 static inline void r600_store_loop_const_seq(struct r600_command_buffer *cb, unsigned reg, unsigned num)
815 {
816 assert(reg >= R600_LOOP_CONST_OFFSET);
817 assert(cb->num_dw+2+num <= cb->max_num_dw);
818 cb->buf[cb->num_dw++] = PKT3(PKT3_SET_LOOP_CONST, num, 0);
819 cb->buf[cb->num_dw++] = (reg - R600_LOOP_CONST_OFFSET) >> 2;
820 }
821
822 /**
823 * Needs cb->pkt_flags set to RADEON_CP_PACKET3_COMPUTE_MODE for compute
824 * shaders.
825 */
826 static inline void eg_store_loop_const_seq(struct r600_command_buffer *cb, unsigned reg, unsigned num)
827 {
828 assert(reg >= EG_LOOP_CONST_OFFSET);
829 assert(cb->num_dw+2+num <= cb->max_num_dw);
830 cb->buf[cb->num_dw++] = PKT3(PKT3_SET_LOOP_CONST, num, 0) | cb->pkt_flags;
831 cb->buf[cb->num_dw++] = (reg - EG_LOOP_CONST_OFFSET) >> 2;
832 }
833
834 static inline void r600_store_config_reg(struct r600_command_buffer *cb, unsigned reg, unsigned value)
835 {
836 r600_store_config_reg_seq(cb, reg, 1);
837 r600_store_value(cb, value);
838 }
839
840 static inline void r600_store_context_reg(struct r600_command_buffer *cb, unsigned reg, unsigned value)
841 {
842 r600_store_context_reg_seq(cb, reg, 1);
843 r600_store_value(cb, value);
844 }
845
846 static inline void r600_store_ctl_const(struct r600_command_buffer *cb, unsigned reg, unsigned value)
847 {
848 r600_store_ctl_const_seq(cb, reg, 1);
849 r600_store_value(cb, value);
850 }
851
852 static inline void r600_store_loop_const(struct r600_command_buffer *cb, unsigned reg, unsigned value)
853 {
854 r600_store_loop_const_seq(cb, reg, 1);
855 r600_store_value(cb, value);
856 }
857
858 static inline void eg_store_loop_const(struct r600_command_buffer *cb, unsigned reg, unsigned value)
859 {
860 eg_store_loop_const_seq(cb, reg, 1);
861 r600_store_value(cb, value);
862 }
863
864 void r600_init_command_buffer(struct r600_command_buffer *cb, unsigned num_dw);
865 void r600_release_command_buffer(struct r600_command_buffer *cb);
866
867 static inline void radeon_compute_set_context_reg_seq(struct radeon_winsys_cs *cs, unsigned reg, unsigned num)
868 {
869 radeon_set_context_reg_seq(cs, reg, num);
870 /* Set the compute bit on the packet header */
871 cs->buf[cs->cdw - 2] |= RADEON_CP_PACKET3_COMPUTE_MODE;
872 }
873
874 static inline void radeon_set_ctl_const_seq(struct radeon_winsys_cs *cs, unsigned reg, unsigned num)
875 {
876 assert(reg >= R600_CTL_CONST_OFFSET);
877 assert(cs->cdw+2+num <= cs->max_dw);
878 cs->buf[cs->cdw++] = PKT3(PKT3_SET_CTL_CONST, num, 0);
879 cs->buf[cs->cdw++] = (reg - R600_CTL_CONST_OFFSET) >> 2;
880 }
881
882 static inline void radeon_compute_set_context_reg(struct radeon_winsys_cs *cs, unsigned reg, unsigned value)
883 {
884 radeon_compute_set_context_reg_seq(cs, reg, 1);
885 radeon_emit(cs, value);
886 }
887
888 static inline void radeon_set_context_reg_flag(struct radeon_winsys_cs *cs, unsigned reg, unsigned value, unsigned flag)
889 {
890 if (flag & RADEON_CP_PACKET3_COMPUTE_MODE) {
891 radeon_compute_set_context_reg(cs, reg, value);
892 } else {
893 radeon_set_context_reg(cs, reg, value);
894 }
895 }
896
897 static inline void radeon_set_ctl_const(struct radeon_winsys_cs *cs, unsigned reg, unsigned value)
898 {
899 radeon_set_ctl_const_seq(cs, reg, 1);
900 radeon_emit(cs, value);
901 }
902
903 /*
904 * common helpers
905 */
906 static inline uint32_t S_FIXED(float value, uint32_t frac_bits)
907 {
908 return value * (1 << frac_bits);
909 }
910 #define ALIGN_DIVUP(x, y) (((x) + (y) - 1) / (y))
911
912 /* 12.4 fixed-point */
913 static inline unsigned r600_pack_float_12p4(float x)
914 {
915 return x <= 0 ? 0 :
916 x >= 4096 ? 0xffff : x * 16;
917 }
918
919 /* Return if the depth format can be read without the DB->CB copy on r6xx-r7xx. */
920 static inline bool r600_can_read_depth(struct r600_texture *rtex)
921 {
922 return rtex->resource.b.b.nr_samples <= 1 &&
923 (rtex->resource.b.b.format == PIPE_FORMAT_Z16_UNORM ||
924 rtex->resource.b.b.format == PIPE_FORMAT_Z32_FLOAT);
925 }
926
927 #define V_028A6C_OUTPRIM_TYPE_POINTLIST 0
928 #define V_028A6C_OUTPRIM_TYPE_LINESTRIP 1
929 #define V_028A6C_OUTPRIM_TYPE_TRISTRIP 2
930
931 unsigned r600_conv_prim_to_gs_out(unsigned mode);
932 #endif