projects / mesa.git / blob
? search:


c2d4abc5ea1a56fd2a07ce686554bdb9ab57586b
[mesa.git] / src / gallium / drivers / r600 / r600_state.c
1 /*
2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 */
23 #include "r600_formats.h"
24 #include "r600_shader.h"
25 #include "r600d.h"
26
27 #include "pipe/p_shader_tokens.h"
28 #include "util/u_pack_color.h"
29 #include "util/u_memory.h"
30 #include "util/u_framebuffer.h"
31 #include "util/u_dual_blend.h"
32
33 static uint32_t r600_translate_blend_function(int blend_func)
34 {
35 switch (blend_func) {
36 case PIPE_BLEND_ADD:
37 return V_028804_COMB_DST_PLUS_SRC;
38 case PIPE_BLEND_SUBTRACT:
39 return V_028804_COMB_SRC_MINUS_DST;
40 case PIPE_BLEND_REVERSE_SUBTRACT:
41 return V_028804_COMB_DST_MINUS_SRC;
42 case PIPE_BLEND_MIN:
43 return V_028804_COMB_MIN_DST_SRC;
44 case PIPE_BLEND_MAX:
45 return V_028804_COMB_MAX_DST_SRC;
46 default:
47 R600_ERR("Unknown blend function %d\n", blend_func);
48 assert(0);
49 break;
50 }
51 return 0;
52 }
53
54 static uint32_t r600_translate_blend_factor(int blend_fact)
55 {
56 switch (blend_fact) {
57 case PIPE_BLENDFACTOR_ONE:
58 return V_028804_BLEND_ONE;
59 case PIPE_BLENDFACTOR_SRC_COLOR:
60 return V_028804_BLEND_SRC_COLOR;
61 case PIPE_BLENDFACTOR_SRC_ALPHA:
62 return V_028804_BLEND_SRC_ALPHA;
63 case PIPE_BLENDFACTOR_DST_ALPHA:
64 return V_028804_BLEND_DST_ALPHA;
65 case PIPE_BLENDFACTOR_DST_COLOR:
66 return V_028804_BLEND_DST_COLOR;
67 case PIPE_BLENDFACTOR_SRC_ALPHA_SATURATE:
68 return V_028804_BLEND_SRC_ALPHA_SATURATE;
69 case PIPE_BLENDFACTOR_CONST_COLOR:
70 return V_028804_BLEND_CONST_COLOR;
71 case PIPE_BLENDFACTOR_CONST_ALPHA:
72 return V_028804_BLEND_CONST_ALPHA;
73 case PIPE_BLENDFACTOR_ZERO:
74 return V_028804_BLEND_ZERO;
75 case PIPE_BLENDFACTOR_INV_SRC_COLOR:
76 return V_028804_BLEND_ONE_MINUS_SRC_COLOR;
77 case PIPE_BLENDFACTOR_INV_SRC_ALPHA:
78 return V_028804_BLEND_ONE_MINUS_SRC_ALPHA;
79 case PIPE_BLENDFACTOR_INV_DST_ALPHA:
80 return V_028804_BLEND_ONE_MINUS_DST_ALPHA;
81 case PIPE_BLENDFACTOR_INV_DST_COLOR:
82 return V_028804_BLEND_ONE_MINUS_DST_COLOR;
83 case PIPE_BLENDFACTOR_INV_CONST_COLOR:
84 return V_028804_BLEND_ONE_MINUS_CONST_COLOR;
85 case PIPE_BLENDFACTOR_INV_CONST_ALPHA:
86 return V_028804_BLEND_ONE_MINUS_CONST_ALPHA;
87 case PIPE_BLENDFACTOR_SRC1_COLOR:
88 return V_028804_BLEND_SRC1_COLOR;
89 case PIPE_BLENDFACTOR_SRC1_ALPHA:
90 return V_028804_BLEND_SRC1_ALPHA;
91 case PIPE_BLENDFACTOR_INV_SRC1_COLOR:
92 return V_028804_BLEND_INV_SRC1_COLOR;
93 case PIPE_BLENDFACTOR_INV_SRC1_ALPHA:
94 return V_028804_BLEND_INV_SRC1_ALPHA;
95 default:
96 R600_ERR("Bad blend factor %d not supported!\n", blend_fact);
97 assert(0);
98 break;
99 }
100 return 0;
101 }
102
103 static unsigned r600_tex_dim(unsigned dim, unsigned nr_samples)
104 {
105 switch (dim) {
106 default:
107 case PIPE_TEXTURE_1D:
108 return V_038000_SQ_TEX_DIM_1D;
109 case PIPE_TEXTURE_1D_ARRAY:
110 return V_038000_SQ_TEX_DIM_1D_ARRAY;
111 case PIPE_TEXTURE_2D:
112 case PIPE_TEXTURE_RECT:
113 return nr_samples > 1 ? V_038000_SQ_TEX_DIM_2D_MSAA :
114 V_038000_SQ_TEX_DIM_2D;
115 case PIPE_TEXTURE_2D_ARRAY:
116 return nr_samples > 1 ? V_038000_SQ_TEX_DIM_2D_ARRAY_MSAA :
117 V_038000_SQ_TEX_DIM_2D_ARRAY;
118 case PIPE_TEXTURE_3D:
119 return V_038000_SQ_TEX_DIM_3D;
120 case PIPE_TEXTURE_CUBE:
121 case PIPE_TEXTURE_CUBE_ARRAY:
122 return V_038000_SQ_TEX_DIM_CUBEMAP;
123 }
124 }
125
126 static uint32_t r600_translate_dbformat(enum pipe_format format)
127 {
128 switch (format) {
129 case PIPE_FORMAT_Z16_UNORM:
130 return V_028010_DEPTH_16;
131 case PIPE_FORMAT_Z24X8_UNORM:
132 return V_028010_DEPTH_X8_24;
133 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
134 return V_028010_DEPTH_8_24;
135 case PIPE_FORMAT_Z32_FLOAT:
136 return V_028010_DEPTH_32_FLOAT;
137 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
138 return V_028010_DEPTH_X24_8_32_FLOAT;
139 default:
140 return ~0U;
141 }
142 }
143
144 static bool r600_is_sampler_format_supported(struct pipe_screen *screen, enum pipe_format format)
145 {
146 return r600_translate_texformat(screen, format, NULL, NULL, NULL) != ~0U;
147 }
148
149 static bool r600_is_colorbuffer_format_supported(enum chip_class chip, enum pipe_format format)
150 {
151 return r600_translate_colorformat(chip, format) != ~0U &&
152 r600_translate_colorswap(format) != ~0U;
153 }
154
155 static bool r600_is_zs_format_supported(enum pipe_format format)
156 {
157 return r600_translate_dbformat(format) != ~0U;
158 }
159
160 boolean r600_is_format_supported(struct pipe_screen *screen,
161 enum pipe_format format,
162 enum pipe_texture_target target,
163 unsigned sample_count,
164 unsigned usage)
165 {
166 struct r600_screen *rscreen = (struct r600_screen*)screen;
167 unsigned retval = 0;
168
169 if (target >= PIPE_MAX_TEXTURE_TYPES) {
170 R600_ERR("r600: unsupported texture type %d\n", target);
171 return FALSE;
172 }
173
174 if (!util_format_is_supported(format, usage))
175 return FALSE;
176
177 if (sample_count > 1) {
178 if (!rscreen->has_msaa)
179 return FALSE;
180
181 /* R11G11B10 is broken on R6xx. */
182 if (rscreen->b.chip_class == R600 &&
183 format == PIPE_FORMAT_R11G11B10_FLOAT)
184 return FALSE;
185
186 /* MSAA integer colorbuffers hang. */
187 if (util_format_is_pure_integer(format) &&
188 !util_format_is_depth_or_stencil(format))
189 return FALSE;
190
191 switch (sample_count) {
192 case 2:
193 case 4:
194 case 8:
195 break;
196 default:
197 return FALSE;
198 }
199 }
200
201 if (usage & PIPE_BIND_SAMPLER_VIEW) {
202 if (target == PIPE_BUFFER) {
203 if (r600_is_vertex_format_supported(format))
204 retval |= PIPE_BIND_SAMPLER_VIEW;
205 } else {
206 if (r600_is_sampler_format_supported(screen, format))
207 retval |= PIPE_BIND_SAMPLER_VIEW;
208 }
209 }
210
211 if ((usage & (PIPE_BIND_RENDER_TARGET |
212 PIPE_BIND_DISPLAY_TARGET |
213 PIPE_BIND_SCANOUT |
214 PIPE_BIND_SHARED |
215 PIPE_BIND_BLENDABLE)) &&
216 r600_is_colorbuffer_format_supported(rscreen->b.chip_class, format)) {
217 retval |= usage &
218 (PIPE_BIND_RENDER_TARGET |
219 PIPE_BIND_DISPLAY_TARGET |
220 PIPE_BIND_SCANOUT |
221 PIPE_BIND_SHARED);
222 if (!util_format_is_pure_integer(format) &&
223 !util_format_is_depth_or_stencil(format))
224 retval |= usage & PIPE_BIND_BLENDABLE;
225 }
226
227 if ((usage & PIPE_BIND_DEPTH_STENCIL) &&
228 r600_is_zs_format_supported(format)) {
229 retval |= PIPE_BIND_DEPTH_STENCIL;
230 }
231
232 if ((usage & PIPE_BIND_VERTEX_BUFFER) &&
233 r600_is_vertex_format_supported(format)) {
234 retval |= PIPE_BIND_VERTEX_BUFFER;
235 }
236
237 if (usage & PIPE_BIND_TRANSFER_READ)
238 retval |= PIPE_BIND_TRANSFER_READ;
239 if (usage & PIPE_BIND_TRANSFER_WRITE)
240 retval |= PIPE_BIND_TRANSFER_WRITE;
241
242 return retval == usage;
243 }
244
245 static void r600_emit_polygon_offset(struct r600_context *rctx, struct r600_atom *a)
246 {
247 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
248 struct r600_poly_offset_state *state = (struct r600_poly_offset_state*)a;
249 float offset_units = state->offset_units;
250 float offset_scale = state->offset_scale;
251
252 switch (state->zs_format) {
253 case PIPE_FORMAT_Z24X8_UNORM:
254 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
255 offset_units *= 2.0f;
256 break;
257 case PIPE_FORMAT_Z16_UNORM:
258 offset_units *= 4.0f;
259 break;
260 default:;
261 }
262
263 radeon_set_context_reg_seq(cs, R_028E00_PA_SU_POLY_OFFSET_FRONT_SCALE, 4);
264 radeon_emit(cs, fui(offset_scale));
265 radeon_emit(cs, fui(offset_units));
266 radeon_emit(cs, fui(offset_scale));
267 radeon_emit(cs, fui(offset_units));
268 }
269
270 static uint32_t r600_get_blend_control(const struct pipe_blend_state *state, unsigned i)
271 {
272 int j = state->independent_blend_enable ? i : 0;
273
274 unsigned eqRGB = state->rt[j].rgb_func;
275 unsigned srcRGB = state->rt[j].rgb_src_factor;
276 unsigned dstRGB = state->rt[j].rgb_dst_factor;
277
278 unsigned eqA = state->rt[j].alpha_func;
279 unsigned srcA = state->rt[j].alpha_src_factor;
280 unsigned dstA = state->rt[j].alpha_dst_factor;
281 uint32_t bc = 0;
282
283 if (!state->rt[j].blend_enable)
284 return 0;
285
286 bc |= S_028804_COLOR_COMB_FCN(r600_translate_blend_function(eqRGB));
287 bc |= S_028804_COLOR_SRCBLEND(r600_translate_blend_factor(srcRGB));
288 bc |= S_028804_COLOR_DESTBLEND(r600_translate_blend_factor(dstRGB));
289
290 if (srcA != srcRGB || dstA != dstRGB || eqA != eqRGB) {
291 bc |= S_028804_SEPARATE_ALPHA_BLEND(1);
292 bc |= S_028804_ALPHA_COMB_FCN(r600_translate_blend_function(eqA));
293 bc |= S_028804_ALPHA_SRCBLEND(r600_translate_blend_factor(srcA));
294 bc |= S_028804_ALPHA_DESTBLEND(r600_translate_blend_factor(dstA));
295 }
296 return bc;
297 }
298
299 static void *r600_create_blend_state_mode(struct pipe_context *ctx,
300 const struct pipe_blend_state *state,
301 int mode)
302 {
303 struct r600_context *rctx = (struct r600_context *)ctx;
304 uint32_t color_control = 0, target_mask = 0;
305 struct r600_blend_state *blend = CALLOC_STRUCT(r600_blend_state);
306
307 if (!blend) {
308 return NULL;
309 }
310
311 r600_init_command_buffer(&blend->buffer, 20);
312 r600_init_command_buffer(&blend->buffer_no_blend, 20);
313
314 /* R600 does not support per-MRT blends */
315 if (rctx->b.family > CHIP_R600)
316 color_control |= S_028808_PER_MRT_BLEND(1);
317
318 if (state->logicop_enable) {
319 color_control |= (state->logicop_func << 16) | (state->logicop_func << 20);
320 } else {
321 color_control |= (0xcc << 16);
322 }
323 /* we pretend 8 buffer are used, CB_SHADER_MASK will disable unused one */
324 if (state->independent_blend_enable) {
325 for (int i = 0; i < 8; i++) {
326 if (state->rt[i].blend_enable) {
327 color_control |= S_028808_TARGET_BLEND_ENABLE(1 << i);
328 }
329 target_mask |= (state->rt[i].colormask << (4 * i));
330 }
331 } else {
332 for (int i = 0; i < 8; i++) {
333 if (state->rt[0].blend_enable) {
334 color_control |= S_028808_TARGET_BLEND_ENABLE(1 << i);
335 }
336 target_mask |= (state->rt[0].colormask << (4 * i));
337 }
338 }
339
340 if (target_mask)
341 color_control |= S_028808_SPECIAL_OP(mode);
342 else
343 color_control |= S_028808_SPECIAL_OP(V_028808_DISABLE);
344
345 /* only MRT0 has dual src blend */
346 blend->dual_src_blend = util_blend_state_is_dual(state, 0);
347 blend->cb_target_mask = target_mask;
348 blend->cb_color_control = color_control;
349 blend->cb_color_control_no_blend = color_control & C_028808_TARGET_BLEND_ENABLE;
350 blend->alpha_to_one = state->alpha_to_one;
351
352 r600_store_context_reg(&blend->buffer, R_028D44_DB_ALPHA_TO_MASK,
353 S_028D44_ALPHA_TO_MASK_ENABLE(state->alpha_to_coverage) |
354 S_028D44_ALPHA_TO_MASK_OFFSET0(2) |
355 S_028D44_ALPHA_TO_MASK_OFFSET1(2) |
356 S_028D44_ALPHA_TO_MASK_OFFSET2(2) |
357 S_028D44_ALPHA_TO_MASK_OFFSET3(2));
358
359 /* Copy over the registers set so far into buffer_no_blend. */
360 memcpy(blend->buffer_no_blend.buf, blend->buffer.buf, blend->buffer.num_dw * 4);
361 blend->buffer_no_blend.num_dw = blend->buffer.num_dw;
362
363 /* Only add blend registers if blending is enabled. */
364 if (!G_028808_TARGET_BLEND_ENABLE(color_control)) {
365 return blend;
366 }
367
368 /* The first R600 does not support per-MRT blends */
369 r600_store_context_reg(&blend->buffer, R_028804_CB_BLEND_CONTROL,
370 r600_get_blend_control(state, 0));
371
372 if (rctx->b.family > CHIP_R600) {
373 r600_store_context_reg_seq(&blend->buffer, R_028780_CB_BLEND0_CONTROL, 8);
374 for (int i = 0; i < 8; i++) {
375 r600_store_value(&blend->buffer, r600_get_blend_control(state, i));
376 }
377 }
378 return blend;
379 }
380
381 static void *r600_create_blend_state(struct pipe_context *ctx,
382 const struct pipe_blend_state *state)
383 {
384 return r600_create_blend_state_mode(ctx, state, V_028808_SPECIAL_NORMAL);
385 }
386
387 static void *r600_create_dsa_state(struct pipe_context *ctx,
388 const struct pipe_depth_stencil_alpha_state *state)
389 {
390 unsigned db_depth_control, alpha_test_control, alpha_ref;
391 struct r600_dsa_state *dsa = CALLOC_STRUCT(r600_dsa_state);
392
393 if (dsa == NULL) {
394 return NULL;
395 }
396
397 r600_init_command_buffer(&dsa->buffer, 3);
398
399 dsa->valuemask[0] = state->stencil[0].valuemask;
400 dsa->valuemask[1] = state->stencil[1].valuemask;
401 dsa->writemask[0] = state->stencil[0].writemask;
402 dsa->writemask[1] = state->stencil[1].writemask;
403 dsa->zwritemask = state->depth.writemask;
404
405 db_depth_control = S_028800_Z_ENABLE(state->depth.enabled) |
406 S_028800_Z_WRITE_ENABLE(state->depth.writemask) |
407 S_028800_ZFUNC(state->depth.func);
408
409 /* stencil */
410 if (state->stencil[0].enabled) {
411 db_depth_control |= S_028800_STENCIL_ENABLE(1);
412 db_depth_control |= S_028800_STENCILFUNC(state->stencil[0].func); /* translates straight */
413 db_depth_control |= S_028800_STENCILFAIL(r600_translate_stencil_op(state->stencil[0].fail_op));
414 db_depth_control |= S_028800_STENCILZPASS(r600_translate_stencil_op(state->stencil[0].zpass_op));
415 db_depth_control |= S_028800_STENCILZFAIL(r600_translate_stencil_op(state->stencil[0].zfail_op));
416
417 if (state->stencil[1].enabled) {
418 db_depth_control |= S_028800_BACKFACE_ENABLE(1);
419 db_depth_control |= S_028800_STENCILFUNC_BF(state->stencil[1].func); /* translates straight */
420 db_depth_control |= S_028800_STENCILFAIL_BF(r600_translate_stencil_op(state->stencil[1].fail_op));
421 db_depth_control |= S_028800_STENCILZPASS_BF(r600_translate_stencil_op(state->stencil[1].zpass_op));
422 db_depth_control |= S_028800_STENCILZFAIL_BF(r600_translate_stencil_op(state->stencil[1].zfail_op));
423 }
424 }
425
426 /* alpha */
427 alpha_test_control = 0;
428 alpha_ref = 0;
429 if (state->alpha.enabled) {
430 alpha_test_control = S_028410_ALPHA_FUNC(state->alpha.func);
431 alpha_test_control |= S_028410_ALPHA_TEST_ENABLE(1);
432 alpha_ref = fui(state->alpha.ref_value);
433 }
434 dsa->sx_alpha_test_control = alpha_test_control & 0xff;
435 dsa->alpha_ref = alpha_ref;
436
437 r600_store_context_reg(&dsa->buffer, R_028800_DB_DEPTH_CONTROL, db_depth_control);
438 return dsa;
439 }
440
441 static void *r600_create_rs_state(struct pipe_context *ctx,
442 const struct pipe_rasterizer_state *state)
443 {
444 struct r600_context *rctx = (struct r600_context *)ctx;
445 unsigned tmp, sc_mode_cntl, spi_interp;
446 float psize_min, psize_max;
447 struct r600_rasterizer_state *rs = CALLOC_STRUCT(r600_rasterizer_state);
448
449 if (rs == NULL) {
450 return NULL;
451 }
452
453 r600_init_command_buffer(&rs->buffer, 30);
454
455 rs->flatshade = state->flatshade;
456 rs->sprite_coord_enable = state->sprite_coord_enable;
457 rs->two_side = state->light_twoside;
458 rs->clip_plane_enable = state->clip_plane_enable;
459 rs->pa_sc_line_stipple = state->line_stipple_enable ?
460 S_028A0C_LINE_PATTERN(state->line_stipple_pattern) |
461 S_028A0C_REPEAT_COUNT(state->line_stipple_factor) : 0;
462 rs->pa_cl_clip_cntl =
463 S_028810_PS_UCP_MODE(3) |
464 S_028810_DX_CLIP_SPACE_DEF(state->clip_halfz) |
465 S_028810_ZCLIP_NEAR_DISABLE(!state->depth_clip) |
466 S_028810_ZCLIP_FAR_DISABLE(!state->depth_clip) |
467 S_028810_DX_LINEAR_ATTR_CLIP_ENA(1);
468 if (rctx->b.chip_class == R700) {
469 rs->pa_cl_clip_cntl |=
470 S_028810_DX_RASTERIZATION_KILL(state->rasterizer_discard);
471 }
472 rs->multisample_enable = state->multisample;
473
474 /* offset */
475 rs->offset_units = state->offset_units;
476 rs->offset_scale = state->offset_scale * 16.0f;
477 rs->offset_enable = state->offset_point || state->offset_line || state->offset_tri;
478
479 if (state->point_size_per_vertex) {
480 psize_min = util_get_min_point_size(state);
481 psize_max = 8192;
482 } else {
483 /* Force the point size to be as if the vertex output was disabled. */
484 psize_min = state->point_size;
485 psize_max = state->point_size;
486 }
487
488 sc_mode_cntl = S_028A4C_MSAA_ENABLE(state->multisample) |
489 S_028A4C_LINE_STIPPLE_ENABLE(state->line_stipple_enable) |
490 S_028A4C_FORCE_EOV_CNTDWN_ENABLE(1) |
491 S_028A4C_PS_ITER_SAMPLE(state->multisample && rctx->ps_iter_samples > 1);
492 if (rctx->b.family == CHIP_RV770) {
493 /* workaround possible rendering corruption on RV770 with hyperz together with sample shading */
494 sc_mode_cntl |= S_028A4C_TILE_COVER_DISABLE(state->multisample && rctx->ps_iter_samples > 1);
495 }
496 if (rctx->b.chip_class >= R700) {
497 sc_mode_cntl |= S_028A4C_FORCE_EOV_REZ_ENABLE(1) |
498 S_028A4C_R700_ZMM_LINE_OFFSET(1) |
499 S_028A4C_R700_VPORT_SCISSOR_ENABLE(state->scissor);
500 } else {
501 sc_mode_cntl |= S_028A4C_WALK_ALIGN8_PRIM_FITS_ST(1);
502 rs->scissor_enable = state->scissor;
503 }
504
505 spi_interp = S_0286D4_FLAT_SHADE_ENA(1);
506 if (state->sprite_coord_enable) {
507 spi_interp |= S_0286D4_PNT_SPRITE_ENA(1) |
508 S_0286D4_PNT_SPRITE_OVRD_X(2) |
509 S_0286D4_PNT_SPRITE_OVRD_Y(3) |
510 S_0286D4_PNT_SPRITE_OVRD_Z(0) |
511 S_0286D4_PNT_SPRITE_OVRD_W(1);
512 if (state->sprite_coord_mode != PIPE_SPRITE_COORD_UPPER_LEFT) {
513 spi_interp |= S_0286D4_PNT_SPRITE_TOP_1(1);
514 }
515 }
516
517 r600_store_context_reg_seq(&rs->buffer, R_028A00_PA_SU_POINT_SIZE, 3);
518 /* point size 12.4 fixed point (divide by two, because 0.5 = 1 pixel. */
519 tmp = r600_pack_float_12p4(state->point_size/2);
520 r600_store_value(&rs->buffer, /* R_028A00_PA_SU_POINT_SIZE */
521 S_028A00_HEIGHT(tmp) | S_028A00_WIDTH(tmp));
522 r600_store_value(&rs->buffer, /* R_028A04_PA_SU_POINT_MINMAX */
523 S_028A04_MIN_SIZE(r600_pack_float_12p4(psize_min/2)) |
524 S_028A04_MAX_SIZE(r600_pack_float_12p4(psize_max/2)));
525 r600_store_value(&rs->buffer, /* R_028A08_PA_SU_LINE_CNTL */
526 S_028A08_WIDTH(r600_pack_float_12p4(state->line_width/2)));
527
528 r600_store_context_reg(&rs->buffer, R_0286D4_SPI_INTERP_CONTROL_0, spi_interp);
529 r600_store_context_reg(&rs->buffer, R_028A4C_PA_SC_MODE_CNTL, sc_mode_cntl);
530 r600_store_context_reg(&rs->buffer, R_028C08_PA_SU_VTX_CNTL,
531 S_028C08_PIX_CENTER_HALF(state->half_pixel_center) |
532 S_028C08_QUANT_MODE(V_028C08_X_1_256TH));
533 r600_store_context_reg(&rs->buffer, R_028DFC_PA_SU_POLY_OFFSET_CLAMP, fui(state->offset_clamp));
534
535 rs->pa_su_sc_mode_cntl = S_028814_PROVOKING_VTX_LAST(!state->flatshade_first) |
536 S_028814_CULL_FRONT(state->cull_face & PIPE_FACE_FRONT ? 1 : 0) |
537 S_028814_CULL_BACK(state->cull_face & PIPE_FACE_BACK ? 1 : 0) |
538 S_028814_FACE(!state->front_ccw) |
539 S_028814_POLY_OFFSET_FRONT_ENABLE(util_get_offset(state, state->fill_front)) |
540 S_028814_POLY_OFFSET_BACK_ENABLE(util_get_offset(state, state->fill_back)) |
541 S_028814_POLY_OFFSET_PARA_ENABLE(state->offset_point || state->offset_line) |
542 S_028814_POLY_MODE(state->fill_front != PIPE_POLYGON_MODE_FILL ||
543 state->fill_back != PIPE_POLYGON_MODE_FILL) |
544 S_028814_POLYMODE_FRONT_PTYPE(r600_translate_fill(state->fill_front)) |
545 S_028814_POLYMODE_BACK_PTYPE(r600_translate_fill(state->fill_back));
546 if (rctx->b.chip_class == R700) {
547 r600_store_context_reg(&rs->buffer, R_028814_PA_SU_SC_MODE_CNTL, rs->pa_su_sc_mode_cntl);
548 }
549 if (rctx->b.chip_class == R600) {
550 r600_store_context_reg(&rs->buffer, R_028350_SX_MISC,
551 S_028350_MULTIPASS(state->rasterizer_discard));
552 }
553 return rs;
554 }
555
556 static void *r600_create_sampler_state(struct pipe_context *ctx,
557 const struct pipe_sampler_state *state)
558 {
559 struct r600_pipe_sampler_state *ss = CALLOC_STRUCT(r600_pipe_sampler_state);
560 unsigned aniso_flag_offset = state->max_anisotropy > 1 ? 4 : 0;
561
562 if (ss == NULL) {
563 return NULL;
564 }
565
566 ss->seamless_cube_map = state->seamless_cube_map;
567 ss->border_color_use = sampler_state_needs_border_color(state);
568
569 /* R_03C000_SQ_TEX_SAMPLER_WORD0_0 */
570 ss->tex_sampler_words[0] =
571 S_03C000_CLAMP_X(r600_tex_wrap(state->wrap_s)) |
572 S_03C000_CLAMP_Y(r600_tex_wrap(state->wrap_t)) |
573 S_03C000_CLAMP_Z(r600_tex_wrap(state->wrap_r)) |
574 S_03C000_XY_MAG_FILTER(r600_tex_filter(state->mag_img_filter) | aniso_flag_offset) |
575 S_03C000_XY_MIN_FILTER(r600_tex_filter(state->min_img_filter) | aniso_flag_offset) |
576 S_03C000_MIP_FILTER(r600_tex_mipfilter(state->min_mip_filter)) |
577 S_03C000_MAX_ANISO(r600_tex_aniso_filter(state->max_anisotropy)) |
578 S_03C000_DEPTH_COMPARE_FUNCTION(r600_tex_compare(state->compare_func)) |
579 S_03C000_BORDER_COLOR_TYPE(ss->border_color_use ? V_03C000_SQ_TEX_BORDER_COLOR_REGISTER : 0);
580 /* R_03C004_SQ_TEX_SAMPLER_WORD1_0 */
581 ss->tex_sampler_words[1] =
582 S_03C004_MIN_LOD(S_FIXED(CLAMP(state->min_lod, 0, 15), 6)) |
583 S_03C004_MAX_LOD(S_FIXED(CLAMP(state->max_lod, 0, 15), 6)) |
584 S_03C004_LOD_BIAS(S_FIXED(CLAMP(state->lod_bias, -16, 16), 6));
585 /* R_03C008_SQ_TEX_SAMPLER_WORD2_0 */
586 ss->tex_sampler_words[2] = S_03C008_TYPE(1);
587
588 if (ss->border_color_use) {
589 memcpy(&ss->border_color, &state->border_color, sizeof(state->border_color));
590 }
591 return ss;
592 }
593
594 static struct pipe_sampler_view *
595 texture_buffer_sampler_view(struct r600_pipe_sampler_view *view,
596 unsigned width0, unsigned height0)
597
598 {
599 struct r600_texture *tmp = (struct r600_texture*)view->base.texture;
600 int stride = util_format_get_blocksize(view->base.format);
601 unsigned format, num_format, format_comp, endian;
602 uint64_t offset = view->base.u.buf.first_element * stride;
603 unsigned size = (view->base.u.buf.last_element - view->base.u.buf.first_element + 1) * stride;
604
605 r600_vertex_data_type(view->base.format,
606 &format, &num_format, &format_comp,
607 &endian);
608
609 view->tex_resource = &tmp->resource;
610 view->skip_mip_address_reloc = true;
611
612 view->tex_resource_words[0] = offset;
613 view->tex_resource_words[1] = size - 1;
614 view->tex_resource_words[2] = S_038008_BASE_ADDRESS_HI(offset >> 32UL) |
615 S_038008_STRIDE(stride) |
616 S_038008_DATA_FORMAT(format) |
617 S_038008_NUM_FORMAT_ALL(num_format) |
618 S_038008_FORMAT_COMP_ALL(format_comp) |
619 S_038008_ENDIAN_SWAP(endian);
620 view->tex_resource_words[3] = 0;
621 /*
622 * in theory dword 4 is for number of elements, for use with resinfo,
623 * but it seems to utterly fail to work, the amd gpu shader analyser
624 * uses a const buffer to store the element sizes for buffer txq
625 */
626 view->tex_resource_words[4] = 0;
627 view->tex_resource_words[5] = 0;
628 view->tex_resource_words[6] = S_038018_TYPE(V_038010_SQ_TEX_VTX_VALID_BUFFER);
629 return &view->base;
630 }
631
632 struct pipe_sampler_view *
633 r600_create_sampler_view_custom(struct pipe_context *ctx,
634 struct pipe_resource *texture,
635 const struct pipe_sampler_view *state,
636 unsigned width_first_level, unsigned height_first_level)
637 {
638 struct r600_pipe_sampler_view *view = CALLOC_STRUCT(r600_pipe_sampler_view);
639 struct r600_texture *tmp = (struct r600_texture*)texture;
640 unsigned format, endian;
641 uint32_t word4 = 0, yuv_format = 0, pitch = 0;
642 unsigned char swizzle[4], array_mode = 0;
643 unsigned width, height, depth, offset_level, last_level;
644
645 if (view == NULL)
646 return NULL;
647
648 /* initialize base object */
649 view->base = *state;
650 view->base.texture = NULL;
651 pipe_reference(NULL, &texture->reference);
652 view->base.texture = texture;
653 view->base.reference.count = 1;
654 view->base.context = ctx;
655
656 if (texture->target == PIPE_BUFFER)
657 return texture_buffer_sampler_view(view, texture->width0, 1);
658
659 swizzle[0] = state->swizzle_r;
660 swizzle[1] = state->swizzle_g;
661 swizzle[2] = state->swizzle_b;
662 swizzle[3] = state->swizzle_a;
663
664 format = r600_translate_texformat(ctx->screen, state->format,
665 swizzle,
666 &word4, &yuv_format);
667 assert(format != ~0);
668 if (format == ~0) {
669 FREE(view);
670 return NULL;
671 }
672
673 if (tmp->is_depth && !tmp->is_flushing_texture && !r600_can_read_depth(tmp)) {
674 if (!r600_init_flushed_depth_texture(ctx, texture, NULL)) {
675 FREE(view);
676 return NULL;
677 }
678 tmp = tmp->flushed_depth_texture;
679 }
680
681 endian = r600_colorformat_endian_swap(format);
682
683 offset_level = state->u.tex.first_level;
684 last_level = state->u.tex.last_level - offset_level;
685 width = width_first_level;
686 height = height_first_level;
687 depth = u_minify(texture->depth0, offset_level);
688 pitch = tmp->surface.level[offset_level].nblk_x * util_format_get_blockwidth(state->format);
689
690 if (texture->target == PIPE_TEXTURE_1D_ARRAY) {
691 height = 1;
692 depth = texture->array_size;
693 } else if (texture->target == PIPE_TEXTURE_2D_ARRAY) {
694 depth = texture->array_size;
695 } else if (texture->target == PIPE_TEXTURE_CUBE_ARRAY)
696 depth = texture->array_size / 6;
697 switch (tmp->surface.level[offset_level].mode) {
698 case RADEON_SURF_MODE_LINEAR_ALIGNED:
699 array_mode = V_038000_ARRAY_LINEAR_ALIGNED;
700 break;
701 case RADEON_SURF_MODE_1D:
702 array_mode = V_038000_ARRAY_1D_TILED_THIN1;
703 break;
704 case RADEON_SURF_MODE_2D:
705 array_mode = V_038000_ARRAY_2D_TILED_THIN1;
706 break;
707 case RADEON_SURF_MODE_LINEAR:
708 default:
709 array_mode = V_038000_ARRAY_LINEAR_GENERAL;
710 break;
711 }
712
713 if (state->format == PIPE_FORMAT_X24S8_UINT ||
714 state->format == PIPE_FORMAT_S8X24_UINT ||
715 state->format == PIPE_FORMAT_X32_S8X24_UINT ||
716 state->format == PIPE_FORMAT_S8_UINT)
717 view->is_stencil_sampler = true;
718
719 view->tex_resource = &tmp->resource;
720 view->tex_resource_words[0] = (S_038000_DIM(r600_tex_dim(texture->target, texture->nr_samples)) |
721 S_038000_TILE_MODE(array_mode) |
722 S_038000_TILE_TYPE(tmp->non_disp_tiling) |
723 S_038000_PITCH((pitch / 8) - 1) |
724 S_038000_TEX_WIDTH(width - 1));
725 view->tex_resource_words[1] = (S_038004_TEX_HEIGHT(height - 1) |
726 S_038004_TEX_DEPTH(depth - 1) |
727 S_038004_DATA_FORMAT(format));
728 view->tex_resource_words[2] = tmp->surface.level[offset_level].offset >> 8;
729 if (offset_level >= tmp->surface.last_level) {
730 view->tex_resource_words[3] = tmp->surface.level[offset_level].offset >> 8;
731 } else {
732 view->tex_resource_words[3] = tmp->surface.level[offset_level + 1].offset >> 8;
733 }
734 view->tex_resource_words[4] = (word4 |
735 S_038010_REQUEST_SIZE(1) |
736 S_038010_ENDIAN_SWAP(endian) |
737 S_038010_BASE_LEVEL(0));
738 view->tex_resource_words[5] = (S_038014_BASE_ARRAY(state->u.tex.first_layer) |
739 S_038014_LAST_ARRAY(state->u.tex.last_layer));
740 if (texture->nr_samples > 1) {
741 /* LAST_LEVEL holds log2(nr_samples) for multisample textures */
742 view->tex_resource_words[5] |= S_038014_LAST_LEVEL(util_logbase2(texture->nr_samples));
743 } else {
744 view->tex_resource_words[5] |= S_038014_LAST_LEVEL(last_level);
745 }
746 view->tex_resource_words[6] = (S_038018_TYPE(V_038010_SQ_TEX_VTX_VALID_TEXTURE) |
747 S_038018_MAX_ANISO(4 /* max 16 samples */));
748 return &view->base;
749 }
750
751 static struct pipe_sampler_view *
752 r600_create_sampler_view(struct pipe_context *ctx,
753 struct pipe_resource *tex,
754 const struct pipe_sampler_view *state)
755 {
756 return r600_create_sampler_view_custom(ctx, tex, state,
757 u_minify(tex->width0, state->u.tex.first_level),
758 u_minify(tex->height0, state->u.tex.first_level));
759 }
760
761 static void r600_emit_clip_state(struct r600_context *rctx, struct r600_atom *atom)
762 {
763 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
764 struct pipe_clip_state *state = &rctx->clip_state.state;
765
766 radeon_set_context_reg_seq(cs, R_028E20_PA_CL_UCP0_X, 6*4);
767 radeon_emit_array(cs, (unsigned*)state, 6*4);
768 }
769
770 static void r600_set_polygon_stipple(struct pipe_context *ctx,
771 const struct pipe_poly_stipple *state)
772 {
773 }
774
775 static void r600_emit_scissor_state(struct r600_context *rctx, struct r600_atom *atom)
776 {
777 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
778 struct r600_scissor_state *rstate = &rctx->scissor;
779 struct pipe_scissor_state *state;
780 bool do_disable_workaround = false;
781 uint32_t dirty_mask;
782 unsigned i, offset;
783 uint32_t tl, br;
784
785 if (rctx->b.chip_class == R600 && !rctx->scissor.enable) {
786 tl = S_028240_TL_X(0) | S_028240_TL_Y(0) | S_028240_WINDOW_OFFSET_DISABLE(1);
787 br = S_028244_BR_X(8192) | S_028244_BR_Y(8192);
788 do_disable_workaround = true;
789 }
790
791 dirty_mask = rstate->dirty_mask;
792 while (dirty_mask != 0)
793 {
794 i = u_bit_scan(&dirty_mask);
795 offset = i * 4 * 2;
796 radeon_set_context_reg_seq(cs, R_028250_PA_SC_VPORT_SCISSOR_0_TL + offset, 2);
797 if (!do_disable_workaround) {
798 state = &rstate->scissor[i];
799 tl = S_028240_TL_X(state->minx) | S_028240_TL_Y(state->miny) |
800 S_028240_WINDOW_OFFSET_DISABLE(1);
801 br = S_028244_BR_X(state->maxx) | S_028244_BR_Y(state->maxy);
802 }
803 radeon_emit(cs, tl);
804 radeon_emit(cs, br);
805 }
806 rstate->dirty_mask = 0;
807 rstate->atom.num_dw = 0;
808 }
809
810 static void r600_set_scissor_states(struct pipe_context *ctx,
811 unsigned start_slot,
812 unsigned num_scissors,
813 const struct pipe_scissor_state *state)
814 {
815 struct r600_context *rctx = (struct r600_context *)ctx;
816 struct r600_scissor_state *rstate = &rctx->scissor;
817 int i;
818
819 for (i = start_slot ; i < start_slot + num_scissors; i++)
820 rstate->scissor[i] = state[i - start_slot];
821 rstate->dirty_mask |= ((1 << num_scissors) - 1) << start_slot;
822 rstate->atom.num_dw = util_bitcount(rstate->dirty_mask) * 4;
823
824 if (rctx->b.chip_class == R600 && !rstate->enable)
825 return;
826
827 r600_mark_atom_dirty(rctx, &rstate->atom);
828 }
829
830 static struct r600_resource *r600_buffer_create_helper(struct r600_screen *rscreen,
831 unsigned size, unsigned alignment)
832 {
833 struct pipe_resource buffer;
834
835 memset(&buffer, 0, sizeof buffer);
836 buffer.target = PIPE_BUFFER;
837 buffer.format = PIPE_FORMAT_R8_UNORM;
838 buffer.bind = PIPE_BIND_CUSTOM;
839 buffer.usage = PIPE_USAGE_DEFAULT;
840 buffer.flags = 0;
841 buffer.width0 = size;
842 buffer.height0 = 1;
843 buffer.depth0 = 1;
844 buffer.array_size = 1;
845
846 return (struct r600_resource*)
847 r600_buffer_create(&rscreen->b.b, &buffer, alignment);
848 }
849
850 static void r600_init_color_surface(struct r600_context *rctx,
851 struct r600_surface *surf,
852 bool force_cmask_fmask)
853 {
854 struct r600_screen *rscreen = rctx->screen;
855 struct r600_texture *rtex = (struct r600_texture*)surf->base.texture;
856 unsigned level = surf->base.u.tex.level;
857 unsigned pitch, slice;
858 unsigned color_info;
859 unsigned color_view;
860 unsigned format, swap, ntype, endian;
861 unsigned offset;
862 const struct util_format_description *desc;
863 int i;
864 bool blend_bypass = 0, blend_clamp = 1;
865
866 if (rtex->is_depth && !rtex->is_flushing_texture && !r600_can_read_depth(rtex)) {
867 r600_init_flushed_depth_texture(&rctx->b.b, surf->base.texture, NULL);
868 rtex = rtex->flushed_depth_texture;
869 assert(rtex);
870 }
871
872 offset = rtex->surface.level[level].offset;
873 if (rtex->surface.level[level].mode == RADEON_SURF_MODE_LINEAR) {
874 assert(surf->base.u.tex.first_layer == surf->base.u.tex.last_layer);
875 offset += rtex->surface.level[level].slice_size *
876 surf->base.u.tex.first_layer;
877 color_view = 0;
878 } else
879 color_view = S_028080_SLICE_START(surf->base.u.tex.first_layer) |
880 S_028080_SLICE_MAX(surf->base.u.tex.last_layer);
881
882 pitch = rtex->surface.level[level].nblk_x / 8 - 1;
883 slice = (rtex->surface.level[level].nblk_x * rtex->surface.level[level].nblk_y) / 64;
884 if (slice) {
885 slice = slice - 1;
886 }
887 color_info = 0;
888 switch (rtex->surface.level[level].mode) {
889 case RADEON_SURF_MODE_LINEAR_ALIGNED:
890 color_info = S_0280A0_ARRAY_MODE(V_038000_ARRAY_LINEAR_ALIGNED);
891 break;
892 case RADEON_SURF_MODE_1D:
893 color_info = S_0280A0_ARRAY_MODE(V_038000_ARRAY_1D_TILED_THIN1);
894 break;
895 case RADEON_SURF_MODE_2D:
896 color_info = S_0280A0_ARRAY_MODE(V_038000_ARRAY_2D_TILED_THIN1);
897 break;
898 case RADEON_SURF_MODE_LINEAR:
899 default:
900 color_info = S_0280A0_ARRAY_MODE(V_038000_ARRAY_LINEAR_GENERAL);
901 break;
902 }
903
904 desc = util_format_description(surf->base.format);
905
906 for (i = 0; i < 4; i++) {
907 if (desc->channel[i].type != UTIL_FORMAT_TYPE_VOID) {
908 break;
909 }
910 }
911
912 ntype = V_0280A0_NUMBER_UNORM;
913 if (desc->colorspace == UTIL_FORMAT_COLORSPACE_SRGB)
914 ntype = V_0280A0_NUMBER_SRGB;
915 else if (desc->channel[i].type == UTIL_FORMAT_TYPE_SIGNED) {
916 if (desc->channel[i].normalized)
917 ntype = V_0280A0_NUMBER_SNORM;
918 else if (desc->channel[i].pure_integer)
919 ntype = V_0280A0_NUMBER_SINT;
920 } else if (desc->channel[i].type == UTIL_FORMAT_TYPE_UNSIGNED) {
921 if (desc->channel[i].normalized)
922 ntype = V_0280A0_NUMBER_UNORM;
923 else if (desc->channel[i].pure_integer)
924 ntype = V_0280A0_NUMBER_UINT;
925 }
926
927 format = r600_translate_colorformat(rctx->b.chip_class, surf->base.format);
928 assert(format != ~0);
929
930 swap = r600_translate_colorswap(surf->base.format);
931 assert(swap != ~0);
932
933 if (rtex->resource.b.b.usage == PIPE_USAGE_STAGING) {
934 endian = ENDIAN_NONE;
935 } else {
936 endian = r600_colorformat_endian_swap(format);
937 }
938
939 /* set blend bypass according to docs if SINT/UINT or
940 8/24 COLOR variants */
941 if (ntype == V_0280A0_NUMBER_UINT || ntype == V_0280A0_NUMBER_SINT ||
942 format == V_0280A0_COLOR_8_24 || format == V_0280A0_COLOR_24_8 ||
943 format == V_0280A0_COLOR_X24_8_32_FLOAT) {
944 blend_clamp = 0;
945 blend_bypass = 1;
946 }
947
948 surf->alphatest_bypass = ntype == V_0280A0_NUMBER_UINT || ntype == V_0280A0_NUMBER_SINT;
949
950 color_info |= S_0280A0_FORMAT(format) |
951 S_0280A0_COMP_SWAP(swap) |
952 S_0280A0_BLEND_BYPASS(blend_bypass) |
953 S_0280A0_BLEND_CLAMP(blend_clamp) |
954 S_0280A0_NUMBER_TYPE(ntype) |
955 S_0280A0_ENDIAN(endian);
956
957 /* EXPORT_NORM is an optimzation that can be enabled for better
958 * performance in certain cases
959 */
960 if (rctx->b.chip_class == R600) {
961 /* EXPORT_NORM can be enabled if:
962 * - 11-bit or smaller UNORM/SNORM/SRGB
963 * - BLEND_CLAMP is enabled
964 * - BLEND_FLOAT32 is disabled
965 */
966 if (desc->colorspace != UTIL_FORMAT_COLORSPACE_ZS &&
967 (desc->channel[i].size < 12 &&
968 desc->channel[i].type != UTIL_FORMAT_TYPE_FLOAT &&
969 ntype != V_0280A0_NUMBER_UINT &&
970 ntype != V_0280A0_NUMBER_SINT) &&
971 G_0280A0_BLEND_CLAMP(color_info) &&
972 !G_0280A0_BLEND_FLOAT32(color_info)) {
973 color_info |= S_0280A0_SOURCE_FORMAT(V_0280A0_EXPORT_NORM);
974 surf->export_16bpc = true;
975 }
976 } else {
977 /* EXPORT_NORM can be enabled if:
978 * - 11-bit or smaller UNORM/SNORM/SRGB
979 * - 16-bit or smaller FLOAT
980 */
981 if (desc->colorspace != UTIL_FORMAT_COLORSPACE_ZS &&
982 ((desc->channel[i].size < 12 &&
983 desc->channel[i].type != UTIL_FORMAT_TYPE_FLOAT &&
984 ntype != V_0280A0_NUMBER_UINT && ntype != V_0280A0_NUMBER_SINT) ||
985 (desc->channel[i].size < 17 &&
986 desc->channel[i].type == UTIL_FORMAT_TYPE_FLOAT))) {
987 color_info |= S_0280A0_SOURCE_FORMAT(V_0280A0_EXPORT_NORM);
988 surf->export_16bpc = true;
989 }
990 }
991
992 /* These might not always be initialized to zero. */
993 surf->cb_color_base = offset >> 8;
994 surf->cb_color_size = S_028060_PITCH_TILE_MAX(pitch) |
995 S_028060_SLICE_TILE_MAX(slice);
996 surf->cb_color_fmask = surf->cb_color_base;
997 surf->cb_color_cmask = surf->cb_color_base;
998 surf->cb_color_mask = 0;
999
1000 pipe_resource_reference((struct pipe_resource**)&surf->cb_buffer_cmask,
1001 &rtex->resource.b.b);
1002 pipe_resource_reference((struct pipe_resource**)&surf->cb_buffer_fmask,
1003 &rtex->resource.b.b);
1004
1005 if (rtex->cmask.size) {
1006 surf->cb_color_cmask = rtex->cmask.offset >> 8;
1007 surf->cb_color_mask |= S_028100_CMASK_BLOCK_MAX(rtex->cmask.slice_tile_max);
1008
1009 if (rtex->fmask.size) {
1010 color_info |= S_0280A0_TILE_MODE(V_0280A0_FRAG_ENABLE);
1011 surf->cb_color_fmask = rtex->fmask.offset >> 8;
1012 surf->cb_color_mask |= S_028100_FMASK_TILE_MAX(rtex->fmask.slice_tile_max);
1013 } else { /* cmask only */
1014 color_info |= S_0280A0_TILE_MODE(V_0280A0_CLEAR_ENABLE);
1015 }
1016 } else if (force_cmask_fmask) {
1017 /* Allocate dummy FMASK and CMASK if they aren't allocated already.
1018 *
1019 * R6xx needs FMASK and CMASK for the destination buffer of color resolve,
1020 * otherwise it hangs. We don't have FMASK and CMASK pre-allocated,
1021 * because it's not an MSAA buffer.
1022 */
1023 struct r600_cmask_info cmask;
1024 struct r600_fmask_info fmask;
1025
1026 r600_texture_get_cmask_info(&rscreen->b, rtex, &cmask);
1027 r600_texture_get_fmask_info(&rscreen->b, rtex, 8, &fmask);
1028
1029 /* CMASK. */
1030 if (!rctx->dummy_cmask ||
1031 rctx->dummy_cmask->b.b.width0 < cmask.size ||
1032 rctx->dummy_cmask->buf->alignment % cmask.alignment != 0) {
1033 struct pipe_transfer *transfer;
1034 void *ptr;
1035
1036 pipe_resource_reference((struct pipe_resource**)&rctx->dummy_cmask, NULL);
1037 rctx->dummy_cmask = r600_buffer_create_helper(rscreen, cmask.size, cmask.alignment);
1038
1039 /* Set the contents to 0xCC. */
1040 ptr = pipe_buffer_map(&rctx->b.b, &rctx->dummy_cmask->b.b, PIPE_TRANSFER_WRITE, &transfer);
1041 memset(ptr, 0xCC, cmask.size);
1042 pipe_buffer_unmap(&rctx->b.b, transfer);
1043 }
1044 pipe_resource_reference((struct pipe_resource**)&surf->cb_buffer_cmask,
1045 &rctx->dummy_cmask->b.b);
1046
1047 /* FMASK. */
1048 if (!rctx->dummy_fmask ||
1049 rctx->dummy_fmask->b.b.width0 < fmask.size ||
1050 rctx->dummy_fmask->buf->alignment % fmask.alignment != 0) {
1051 pipe_resource_reference((struct pipe_resource**)&rctx->dummy_fmask, NULL);
1052 rctx->dummy_fmask = r600_buffer_create_helper(rscreen, fmask.size, fmask.alignment);
1053
1054 }
1055 pipe_resource_reference((struct pipe_resource**)&surf->cb_buffer_fmask,
1056 &rctx->dummy_fmask->b.b);
1057
1058 /* Init the registers. */
1059 color_info |= S_0280A0_TILE_MODE(V_0280A0_FRAG_ENABLE);
1060 surf->cb_color_cmask = 0;
1061 surf->cb_color_fmask = 0;
1062 surf->cb_color_mask = S_028100_CMASK_BLOCK_MAX(cmask.slice_tile_max) |
1063 S_028100_FMASK_TILE_MAX(fmask.slice_tile_max);
1064 }
1065
1066 surf->cb_color_info = color_info;
1067 surf->cb_color_view = color_view;
1068 surf->color_initialized = true;
1069 }
1070
1071 static void r600_init_depth_surface(struct r600_context *rctx,
1072 struct r600_surface *surf)
1073 {
1074 struct r600_texture *rtex = (struct r600_texture*)surf->base.texture;
1075 unsigned level, pitch, slice, format, offset, array_mode;
1076
1077 level = surf->base.u.tex.level;
1078 offset = rtex->surface.level[level].offset;
1079 pitch = rtex->surface.level[level].nblk_x / 8 - 1;
1080 slice = (rtex->surface.level[level].nblk_x * rtex->surface.level[level].nblk_y) / 64;
1081 if (slice) {
1082 slice = slice - 1;
1083 }
1084 switch (rtex->surface.level[level].mode) {
1085 case RADEON_SURF_MODE_2D:
1086 array_mode = V_0280A0_ARRAY_2D_TILED_THIN1;
1087 break;
1088 case RADEON_SURF_MODE_1D:
1089 case RADEON_SURF_MODE_LINEAR_ALIGNED:
1090 case RADEON_SURF_MODE_LINEAR:
1091 default:
1092 array_mode = V_0280A0_ARRAY_1D_TILED_THIN1;
1093 break;
1094 }
1095
1096 format = r600_translate_dbformat(surf->base.format);
1097 assert(format != ~0);
1098
1099 surf->db_depth_info = S_028010_ARRAY_MODE(array_mode) | S_028010_FORMAT(format);
1100 surf->db_depth_base = offset >> 8;
1101 surf->db_depth_view = S_028004_SLICE_START(surf->base.u.tex.first_layer) |
1102 S_028004_SLICE_MAX(surf->base.u.tex.last_layer);
1103 surf->db_depth_size = S_028000_PITCH_TILE_MAX(pitch) | S_028000_SLICE_TILE_MAX(slice);
1104 surf->db_prefetch_limit = (rtex->surface.level[level].nblk_y / 8) - 1;
1105
1106 switch (surf->base.format) {
1107 case PIPE_FORMAT_Z24X8_UNORM:
1108 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
1109 surf->pa_su_poly_offset_db_fmt_cntl =
1110 S_028DF8_POLY_OFFSET_NEG_NUM_DB_BITS((char)-24);
1111 break;
1112 case PIPE_FORMAT_Z32_FLOAT:
1113 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
1114 surf->pa_su_poly_offset_db_fmt_cntl =
1115 S_028DF8_POLY_OFFSET_NEG_NUM_DB_BITS((char)-23) |
1116 S_028DF8_POLY_OFFSET_DB_IS_FLOAT_FMT(1);
1117 break;
1118 case PIPE_FORMAT_Z16_UNORM:
1119 surf->pa_su_poly_offset_db_fmt_cntl =
1120 S_028DF8_POLY_OFFSET_NEG_NUM_DB_BITS((char)-16);
1121 break;
1122 default:;
1123 }
1124
1125 /* use htile only for first level */
1126 if (rtex->htile_buffer && !level) {
1127 surf->db_htile_data_base = 0;
1128 surf->db_htile_surface = S_028D24_HTILE_WIDTH(1) |
1129 S_028D24_HTILE_HEIGHT(1) |
1130 S_028D24_FULL_CACHE(1);
1131 /* preload is not working properly on r6xx/r7xx */
1132 surf->db_depth_info |= S_028010_TILE_SURFACE_ENABLE(1);
1133 }
1134
1135 surf->depth_initialized = true;
1136 }
1137
1138 static void r600_set_framebuffer_state(struct pipe_context *ctx,
1139 const struct pipe_framebuffer_state *state)
1140 {
1141 struct r600_context *rctx = (struct r600_context *)ctx;
1142 struct r600_surface *surf;
1143 struct r600_texture *rtex;
1144 unsigned i;
1145
1146 if (rctx->framebuffer.state.nr_cbufs) {
1147 rctx->b.flags |= R600_CONTEXT_WAIT_3D_IDLE | R600_CONTEXT_FLUSH_AND_INV;
1148 rctx->b.flags |= R600_CONTEXT_FLUSH_AND_INV_CB |
1149 R600_CONTEXT_FLUSH_AND_INV_CB_META;
1150 }
1151 if (rctx->framebuffer.state.zsbuf) {
1152 rctx->b.flags |= R600_CONTEXT_WAIT_3D_IDLE | R600_CONTEXT_FLUSH_AND_INV;
1153 rctx->b.flags |= R600_CONTEXT_FLUSH_AND_INV_DB;
1154
1155 rtex = (struct r600_texture*)rctx->framebuffer.state.zsbuf->texture;
1156 if (rctx->b.chip_class >= R700 && rtex->htile_buffer) {
1157 rctx->b.flags |= R600_CONTEXT_FLUSH_AND_INV_DB_META;
1158 }
1159 }
1160
1161 /* Set the new state. */
1162 util_copy_framebuffer_state(&rctx->framebuffer.state, state);
1163
1164 rctx->framebuffer.export_16bpc = state->nr_cbufs != 0;
1165 rctx->framebuffer.cb0_is_integer = state->nr_cbufs && state->cbufs[0] &&
1166 util_format_is_pure_integer(state->cbufs[0]->format);
1167 rctx->framebuffer.compressed_cb_mask = 0;
1168 rctx->framebuffer.is_msaa_resolve = state->nr_cbufs == 2 &&
1169 state->cbufs[0] && state->cbufs[1] &&
1170 state->cbufs[0]->texture->nr_samples > 1 &&
1171 state->cbufs[1]->texture->nr_samples <= 1;
1172 rctx->framebuffer.nr_samples = util_framebuffer_get_num_samples(state);
1173
1174 /* Colorbuffers. */
1175 for (i = 0; i < state->nr_cbufs; i++) {
1176 /* The resolve buffer must have CMASK and FMASK to prevent hardlocks on R6xx. */
1177 bool force_cmask_fmask = rctx->b.chip_class == R600 &&
1178 rctx->framebuffer.is_msaa_resolve &&
1179 i == 1;
1180
1181 surf = (struct r600_surface*)state->cbufs[i];
1182 if (!surf)
1183 continue;
1184
1185 rtex = (struct r600_texture*)surf->base.texture;
1186 r600_context_add_resource_size(ctx, state->cbufs[i]->texture);
1187
1188 if (!surf->color_initialized || force_cmask_fmask) {
1189 r600_init_color_surface(rctx, surf, force_cmask_fmask);
1190 if (force_cmask_fmask) {
1191 /* re-initialize later without compression */
1192 surf->color_initialized = false;
1193 }
1194 }
1195
1196 if (!surf->export_16bpc) {
1197 rctx->framebuffer.export_16bpc = false;
1198 }
1199
1200 if (rtex->fmask.size && rtex->cmask.size) {
1201 rctx->framebuffer.compressed_cb_mask |= 1 << i;
1202 }
1203 }
1204
1205 /* Update alpha-test state dependencies.
1206 * Alpha-test is done on the first colorbuffer only. */
1207 if (state->nr_cbufs) {
1208 bool alphatest_bypass = false;
1209
1210 surf = (struct r600_surface*)state->cbufs[0];
1211 if (surf) {
1212 alphatest_bypass = surf->alphatest_bypass;
1213 }
1214
1215 if (rctx->alphatest_state.bypass != alphatest_bypass) {
1216 rctx->alphatest_state.bypass = alphatest_bypass;
1217 r600_mark_atom_dirty(rctx, &rctx->alphatest_state.atom);
1218 }
1219 }
1220
1221 /* ZS buffer. */
1222 if (state->zsbuf) {
1223 surf = (struct r600_surface*)state->zsbuf;
1224
1225 r600_context_add_resource_size(ctx, state->zsbuf->texture);
1226
1227 if (!surf->depth_initialized) {
1228 r600_init_depth_surface(rctx, surf);
1229 }
1230
1231 if (state->zsbuf->format != rctx->poly_offset_state.zs_format) {
1232 rctx->poly_offset_state.zs_format = state->zsbuf->format;
1233 r600_mark_atom_dirty(rctx, &rctx->poly_offset_state.atom);
1234 }
1235
1236 if (rctx->db_state.rsurf != surf) {
1237 rctx->db_state.rsurf = surf;
1238 r600_mark_atom_dirty(rctx, &rctx->db_state.atom);
1239 r600_mark_atom_dirty(rctx, &rctx->db_misc_state.atom);
1240 }
1241 } else if (rctx->db_state.rsurf) {
1242 rctx->db_state.rsurf = NULL;
1243 r600_mark_atom_dirty(rctx, &rctx->db_state.atom);
1244 r600_mark_atom_dirty(rctx, &rctx->db_misc_state.atom);
1245 }
1246
1247 if (rctx->cb_misc_state.nr_cbufs != state->nr_cbufs) {
1248 rctx->cb_misc_state.nr_cbufs = state->nr_cbufs;
1249 r600_mark_atom_dirty(rctx, &rctx->cb_misc_state.atom);
1250 }
1251
1252 if (state->nr_cbufs == 0 && rctx->alphatest_state.bypass) {
1253 rctx->alphatest_state.bypass = false;
1254 r600_mark_atom_dirty(rctx, &rctx->alphatest_state.atom);
1255 }
1256
1257 /* Calculate the CS size. */
1258 rctx->framebuffer.atom.num_dw =
1259 10 /*COLOR_INFO*/ + 4 /*SCISSOR*/ + 3 /*SHADER_CONTROL*/ + 8 /*MSAA*/;
1260
1261 if (rctx->framebuffer.state.nr_cbufs) {
1262 rctx->framebuffer.atom.num_dw += 15 * rctx->framebuffer.state.nr_cbufs;
1263 rctx->framebuffer.atom.num_dw += 3 * (2 + rctx->framebuffer.state.nr_cbufs);
1264 }
1265 if (rctx->framebuffer.state.zsbuf) {
1266 rctx->framebuffer.atom.num_dw += 16;
1267 } else if (rctx->screen->b.info.drm_minor >= 18) {
1268 rctx->framebuffer.atom.num_dw += 3;
1269 }
1270 if (rctx->b.family > CHIP_R600 && rctx->b.family < CHIP_RV770) {
1271 rctx->framebuffer.atom.num_dw += 2;
1272 }
1273
1274 r600_mark_atom_dirty(rctx, &rctx->framebuffer.atom);
1275
1276 r600_set_sample_locations_constant_buffer(rctx);
1277 }
1278
1279 static uint32_t sample_locs_2x[] = {
1280 FILL_SREG(-4, 4, 4, -4, -4, 4, 4, -4),
1281 FILL_SREG(-4, 4, 4, -4, -4, 4, 4, -4),
1282 };
1283 static unsigned max_dist_2x = 4;
1284
1285 static uint32_t sample_locs_4x[] = {
1286 FILL_SREG(-2, -2, 2, 2, -6, 6, 6, -6),
1287 FILL_SREG(-2, -2, 2, 2, -6, 6, 6, -6),
1288 };
1289 static unsigned max_dist_4x = 6;
1290 static uint32_t sample_locs_8x[] = {
1291 FILL_SREG(-1, 1, 1, 5, 3, -5, 5, 3),
1292 FILL_SREG(-7, -1, -3, -7, 7, -3, -5, 7),
1293 };
1294 static unsigned max_dist_8x = 7;
1295
1296 static void r600_get_sample_position(struct pipe_context *ctx,
1297 unsigned sample_count,
1298 unsigned sample_index,
1299 float *out_value)
1300 {
1301 int offset, index;
1302 struct {
1303 int idx:4;
1304 } val;
1305 switch (sample_count) {
1306 case 1:
1307 default:
1308 out_value[0] = out_value[1] = 0.5;
1309 break;
1310 case 2:
1311 offset = 4 * (sample_index * 2);
1312 val.idx = (sample_locs_2x[0] >> offset) & 0xf;
1313 out_value[0] = (float)(val.idx + 8) / 16.0f;
1314 val.idx = (sample_locs_2x[0] >> (offset + 4)) & 0xf;
1315 out_value[1] = (float)(val.idx + 8) / 16.0f;
1316 break;
1317 case 4:
1318 offset = 4 * (sample_index * 2);
1319 val.idx = (sample_locs_4x[0] >> offset) & 0xf;
1320 out_value[0] = (float)(val.idx + 8) / 16.0f;
1321 val.idx = (sample_locs_4x[0] >> (offset + 4)) & 0xf;
1322 out_value[1] = (float)(val.idx + 8) / 16.0f;
1323 break;
1324 case 8:
1325 offset = 4 * (sample_index % 4 * 2);
1326 index = (sample_index / 4);
1327 val.idx = (sample_locs_8x[index] >> offset) & 0xf;
1328 out_value[0] = (float)(val.idx + 8) / 16.0f;
1329 val.idx = (sample_locs_8x[index] >> (offset + 4)) & 0xf;
1330 out_value[1] = (float)(val.idx + 8) / 16.0f;
1331 break;
1332 }
1333 }
1334
1335 static void r600_emit_msaa_state(struct r600_context *rctx, int nr_samples)
1336 {
1337 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
1338 unsigned max_dist = 0;
1339
1340 if (rctx->b.family == CHIP_R600) {
1341 switch (nr_samples) {
1342 default:
1343 nr_samples = 0;
1344 break;
1345 case 2:
1346 radeon_set_config_reg(cs, R_008B40_PA_SC_AA_SAMPLE_LOCS_2S, sample_locs_2x[0]);
1347 max_dist = max_dist_2x;
1348 break;
1349 case 4:
1350 radeon_set_config_reg(cs, R_008B44_PA_SC_AA_SAMPLE_LOCS_4S, sample_locs_4x[0]);
1351 max_dist = max_dist_4x;
1352 break;
1353 case 8:
1354 radeon_set_config_reg_seq(cs, R_008B48_PA_SC_AA_SAMPLE_LOCS_8S_WD0, 2);
1355 radeon_emit(cs, sample_locs_8x[0]); /* R_008B48_PA_SC_AA_SAMPLE_LOCS_8S_WD0 */
1356 radeon_emit(cs, sample_locs_8x[1]); /* R_008B4C_PA_SC_AA_SAMPLE_LOCS_8S_WD1 */
1357 max_dist = max_dist_8x;
1358 break;
1359 }
1360 } else {
1361 switch (nr_samples) {
1362 default:
1363 radeon_set_context_reg_seq(cs, R_028C1C_PA_SC_AA_SAMPLE_LOCS_MCTX, 2);
1364 radeon_emit(cs, 0); /* R_028C1C_PA_SC_AA_SAMPLE_LOCS_MCTX */
1365 radeon_emit(cs, 0); /* R_028C20_PA_SC_AA_SAMPLE_LOCS_8D_WD1_MCTX */
1366 nr_samples = 0;
1367 break;
1368 case 2:
1369 radeon_set_context_reg_seq(cs, R_028C1C_PA_SC_AA_SAMPLE_LOCS_MCTX, 2);
1370 radeon_emit(cs, sample_locs_2x[0]); /* R_028C1C_PA_SC_AA_SAMPLE_LOCS_MCTX */
1371 radeon_emit(cs, sample_locs_2x[1]); /* R_028C20_PA_SC_AA_SAMPLE_LOCS_8D_WD1_MCTX */
1372 max_dist = max_dist_2x;
1373 break;
1374 case 4:
1375 radeon_set_context_reg_seq(cs, R_028C1C_PA_SC_AA_SAMPLE_LOCS_MCTX, 2);
1376 radeon_emit(cs, sample_locs_4x[0]); /* R_028C1C_PA_SC_AA_SAMPLE_LOCS_MCTX */
1377 radeon_emit(cs, sample_locs_4x[1]); /* R_028C20_PA_SC_AA_SAMPLE_LOCS_8D_WD1_MCTX */
1378 max_dist = max_dist_4x;
1379 break;
1380 case 8:
1381 radeon_set_context_reg_seq(cs, R_028C1C_PA_SC_AA_SAMPLE_LOCS_MCTX, 2);
1382 radeon_emit(cs, sample_locs_8x[0]); /* R_028C1C_PA_SC_AA_SAMPLE_LOCS_MCTX */
1383 radeon_emit(cs, sample_locs_8x[1]); /* R_028C20_PA_SC_AA_SAMPLE_LOCS_8D_WD1_MCTX */
1384 max_dist = max_dist_8x;
1385 break;
1386 }
1387 }
1388
1389 if (nr_samples > 1) {
1390 radeon_set_context_reg_seq(cs, R_028C00_PA_SC_LINE_CNTL, 2);
1391 radeon_emit(cs, S_028C00_LAST_PIXEL(1) |
1392 S_028C00_EXPAND_LINE_WIDTH(1)); /* R_028C00_PA_SC_LINE_CNTL */
1393 radeon_emit(cs, S_028C04_MSAA_NUM_SAMPLES(util_logbase2(nr_samples)) |
1394 S_028C04_MAX_SAMPLE_DIST(max_dist)); /* R_028C04_PA_SC_AA_CONFIG */
1395 } else {
1396 radeon_set_context_reg_seq(cs, R_028C00_PA_SC_LINE_CNTL, 2);
1397 radeon_emit(cs, S_028C00_LAST_PIXEL(1)); /* R_028C00_PA_SC_LINE_CNTL */
1398 radeon_emit(cs, 0); /* R_028C04_PA_SC_AA_CONFIG */
1399 }
1400 }
1401
1402 static void r600_emit_framebuffer_state(struct r600_context *rctx, struct r600_atom *atom)
1403 {
1404 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
1405 struct pipe_framebuffer_state *state = &rctx->framebuffer.state;
1406 unsigned nr_cbufs = state->nr_cbufs;
1407 struct r600_surface **cb = (struct r600_surface**)&state->cbufs[0];
1408 unsigned i, sbu = 0;
1409
1410 /* Colorbuffers. */
1411 radeon_set_context_reg_seq(cs, R_0280A0_CB_COLOR0_INFO, 8);
1412 for (i = 0; i < nr_cbufs; i++) {
1413 radeon_emit(cs, cb[i] ? cb[i]->cb_color_info : 0);
1414 }
1415 /* set CB_COLOR1_INFO for possible dual-src blending */
1416 if (i == 1 && cb[0]) {
1417 radeon_emit(cs, cb[0]->cb_color_info);
1418 i++;
1419 }
1420 for (; i < 8; i++) {
1421 radeon_emit(cs, 0);
1422 }
1423
1424 if (nr_cbufs) {
1425 for (i = 0; i < nr_cbufs; i++) {
1426 unsigned reloc;
1427
1428 if (!cb[i])
1429 continue;
1430
1431 /* COLOR_BASE */
1432 radeon_set_context_reg(cs, R_028040_CB_COLOR0_BASE + i*4, cb[i]->cb_color_base);
1433
1434 reloc = radeon_add_to_buffer_list(&rctx->b,
1435 &rctx->b.gfx,
1436 (struct r600_resource*)cb[i]->base.texture,
1437 RADEON_USAGE_READWRITE,
1438 cb[i]->base.texture->nr_samples > 1 ?
1439 RADEON_PRIO_COLOR_BUFFER_MSAA :
1440 RADEON_PRIO_COLOR_BUFFER);
1441 radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
1442 radeon_emit(cs, reloc);
1443
1444 /* FMASK */
1445 radeon_set_context_reg(cs, R_0280E0_CB_COLOR0_FRAG + i*4, cb[i]->cb_color_fmask);
1446
1447 reloc = radeon_add_to_buffer_list(&rctx->b,
1448 &rctx->b.gfx,
1449 cb[i]->cb_buffer_fmask,
1450 RADEON_USAGE_READWRITE,
1451 cb[i]->base.texture->nr_samples > 1 ?
1452 RADEON_PRIO_COLOR_BUFFER_MSAA :
1453 RADEON_PRIO_COLOR_BUFFER);
1454 radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
1455 radeon_emit(cs, reloc);
1456
1457 /* CMASK */
1458 radeon_set_context_reg(cs, R_0280C0_CB_COLOR0_TILE + i*4, cb[i]->cb_color_cmask);
1459
1460 reloc = radeon_add_to_buffer_list(&rctx->b,
1461 &rctx->b.gfx,
1462 cb[i]->cb_buffer_cmask,
1463 RADEON_USAGE_READWRITE,
1464 cb[i]->base.texture->nr_samples > 1 ?
1465 RADEON_PRIO_COLOR_BUFFER_MSAA :
1466 RADEON_PRIO_COLOR_BUFFER);
1467 radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
1468 radeon_emit(cs, reloc);
1469 }
1470
1471 radeon_set_context_reg_seq(cs, R_028060_CB_COLOR0_SIZE, nr_cbufs);
1472 for (i = 0; i < nr_cbufs; i++) {
1473 radeon_emit(cs, cb[i] ? cb[i]->cb_color_size : 0);
1474 }
1475
1476 radeon_set_context_reg_seq(cs, R_028080_CB_COLOR0_VIEW, nr_cbufs);
1477 for (i = 0; i < nr_cbufs; i++) {
1478 radeon_emit(cs, cb[i] ? cb[i]->cb_color_view : 0);
1479 }
1480
1481 radeon_set_context_reg_seq(cs, R_028100_CB_COLOR0_MASK, nr_cbufs);
1482 for (i = 0; i < nr_cbufs; i++) {
1483 radeon_emit(cs, cb[i] ? cb[i]->cb_color_mask : 0);
1484 }
1485
1486 sbu |= SURFACE_BASE_UPDATE_COLOR_NUM(nr_cbufs);
1487 }
1488
1489 /* SURFACE_BASE_UPDATE */
1490 if (rctx->b.family > CHIP_R600 && rctx->b.family < CHIP_RV770 && sbu) {
1491 radeon_emit(cs, PKT3(PKT3_SURFACE_BASE_UPDATE, 0, 0));
1492 radeon_emit(cs, sbu);
1493 sbu = 0;
1494 }
1495
1496 /* Zbuffer. */
1497 if (state->zsbuf) {
1498 struct r600_surface *surf = (struct r600_surface*)state->zsbuf;
1499 unsigned reloc = radeon_add_to_buffer_list(&rctx->b,
1500 &rctx->b.gfx,
1501 (struct r600_resource*)state->zsbuf->texture,
1502 RADEON_USAGE_READWRITE,
1503 surf->base.texture->nr_samples > 1 ?
1504 RADEON_PRIO_DEPTH_BUFFER_MSAA :
1505 RADEON_PRIO_DEPTH_BUFFER);
1506
1507 radeon_set_context_reg(cs, R_028DF8_PA_SU_POLY_OFFSET_DB_FMT_CNTL,
1508 surf->pa_su_poly_offset_db_fmt_cntl);
1509
1510 radeon_set_context_reg_seq(cs, R_028000_DB_DEPTH_SIZE, 2);
1511 radeon_emit(cs, surf->db_depth_size); /* R_028000_DB_DEPTH_SIZE */
1512 radeon_emit(cs, surf->db_depth_view); /* R_028004_DB_DEPTH_VIEW */
1513 radeon_set_context_reg_seq(cs, R_02800C_DB_DEPTH_BASE, 2);
1514 radeon_emit(cs, surf->db_depth_base); /* R_02800C_DB_DEPTH_BASE */
1515 radeon_emit(cs, surf->db_depth_info); /* R_028010_DB_DEPTH_INFO */
1516
1517 radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
1518 radeon_emit(cs, reloc);
1519
1520 radeon_set_context_reg(cs, R_028D34_DB_PREFETCH_LIMIT, surf->db_prefetch_limit);
1521
1522 sbu |= SURFACE_BASE_UPDATE_DEPTH;
1523 } else if (rctx->screen->b.info.drm_minor >= 18) {
1524 /* DRM 2.6.18 allows the INVALID format to disable depth/stencil.
1525 * Older kernels are out of luck. */
1526 radeon_set_context_reg(cs, R_028010_DB_DEPTH_INFO, S_028010_FORMAT(V_028010_DEPTH_INVALID));
1527 }
1528
1529 /* SURFACE_BASE_UPDATE */
1530 if (rctx->b.family > CHIP_R600 && rctx->b.family < CHIP_RV770 && sbu) {
1531 radeon_emit(cs, PKT3(PKT3_SURFACE_BASE_UPDATE, 0, 0));
1532 radeon_emit(cs, sbu);
1533 sbu = 0;
1534 }
1535
1536 /* Framebuffer dimensions. */
1537 radeon_set_context_reg_seq(cs, R_028204_PA_SC_WINDOW_SCISSOR_TL, 2);
1538 radeon_emit(cs, S_028240_TL_X(0) | S_028240_TL_Y(0) |
1539 S_028240_WINDOW_OFFSET_DISABLE(1)); /* R_028204_PA_SC_WINDOW_SCISSOR_TL */
1540 radeon_emit(cs, S_028244_BR_X(state->width) |
1541 S_028244_BR_Y(state->height)); /* R_028208_PA_SC_WINDOW_SCISSOR_BR */
1542
1543 if (rctx->framebuffer.is_msaa_resolve) {
1544 radeon_set_context_reg(cs, R_0287A0_CB_SHADER_CONTROL, 1);
1545 } else {
1546 /* Always enable the first colorbuffer in CB_SHADER_CONTROL. This
1547 * will assure that the alpha-test will work even if there is
1548 * no colorbuffer bound. */
1549 radeon_set_context_reg(cs, R_0287A0_CB_SHADER_CONTROL,
1550 (1ull << MAX2(nr_cbufs, 1)) - 1);
1551 }
1552
1553 r600_emit_msaa_state(rctx, rctx->framebuffer.nr_samples);
1554 }
1555
1556 static void r600_set_min_samples(struct pipe_context *ctx, unsigned min_samples)
1557 {
1558 struct r600_context *rctx = (struct r600_context *)ctx;
1559
1560 if (rctx->ps_iter_samples == min_samples)
1561 return;
1562
1563 rctx->ps_iter_samples = min_samples;
1564 if (rctx->framebuffer.nr_samples > 1) {
1565 r600_mark_atom_dirty(rctx, &rctx->rasterizer_state.atom);
1566 if (rctx->b.chip_class == R600)
1567 r600_mark_atom_dirty(rctx, &rctx->db_misc_state.atom);
1568 }
1569 }
1570
1571 static void r600_emit_cb_misc_state(struct r600_context *rctx, struct r600_atom *atom)
1572 {
1573 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
1574 struct r600_cb_misc_state *a = (struct r600_cb_misc_state*)atom;
1575
1576 if (G_028808_SPECIAL_OP(a->cb_color_control) == V_028808_SPECIAL_RESOLVE_BOX) {
1577 radeon_set_context_reg_seq(cs, R_028238_CB_TARGET_MASK, 2);
1578 if (rctx->b.chip_class == R600) {
1579 radeon_emit(cs, 0xff); /* R_028238_CB_TARGET_MASK */
1580 radeon_emit(cs, 0xff); /* R_02823C_CB_SHADER_MASK */
1581 } else {
1582 radeon_emit(cs, 0xf); /* R_028238_CB_TARGET_MASK */
1583 radeon_emit(cs, 0xf); /* R_02823C_CB_SHADER_MASK */
1584 }
1585 radeon_set_context_reg(cs, R_028808_CB_COLOR_CONTROL, a->cb_color_control);
1586 } else {
1587 unsigned fb_colormask = (1ULL << ((unsigned)a->nr_cbufs * 4)) - 1;
1588 unsigned ps_colormask = (1ULL << ((unsigned)a->nr_ps_color_outputs * 4)) - 1;
1589 unsigned multiwrite = a->multiwrite && a->nr_cbufs > 1;
1590
1591 radeon_set_context_reg_seq(cs, R_028238_CB_TARGET_MASK, 2);
1592 radeon_emit(cs, a->blend_colormask & fb_colormask); /* R_028238_CB_TARGET_MASK */
1593 /* Always enable the first color output to make sure alpha-test works even without one. */
1594 radeon_emit(cs, 0xf | (multiwrite ? fb_colormask : ps_colormask)); /* R_02823C_CB_SHADER_MASK */
1595 radeon_set_context_reg(cs, R_028808_CB_COLOR_CONTROL,
1596 a->cb_color_control |
1597 S_028808_MULTIWRITE_ENABLE(multiwrite));
1598 }
1599 }
1600
1601 static void r600_emit_db_state(struct r600_context *rctx, struct r600_atom *atom)
1602 {
1603 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
1604 struct r600_db_state *a = (struct r600_db_state*)atom;
1605
1606 if (a->rsurf && a->rsurf->db_htile_surface) {
1607 struct r600_texture *rtex = (struct r600_texture *)a->rsurf->base.texture;
1608 unsigned reloc_idx;
1609
1610 radeon_set_context_reg(cs, R_02802C_DB_DEPTH_CLEAR, fui(rtex->depth_clear_value));
1611 radeon_set_context_reg(cs, R_028D24_DB_HTILE_SURFACE, a->rsurf->db_htile_surface);
1612 radeon_set_context_reg(cs, R_028014_DB_HTILE_DATA_BASE, a->rsurf->db_htile_data_base);
1613 reloc_idx = radeon_add_to_buffer_list(&rctx->b, &rctx->b.gfx, rtex->htile_buffer,
1614 RADEON_USAGE_READWRITE, RADEON_PRIO_HTILE);
1615 cs->buf[cs->cdw++] = PKT3(PKT3_NOP, 0, 0);
1616 cs->buf[cs->cdw++] = reloc_idx;
1617 } else {
1618 radeon_set_context_reg(cs, R_028D24_DB_HTILE_SURFACE, 0);
1619 }
1620 }
1621
1622 static void r600_emit_db_misc_state(struct r600_context *rctx, struct r600_atom *atom)
1623 {
1624 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
1625 struct r600_db_misc_state *a = (struct r600_db_misc_state*)atom;
1626 unsigned db_render_control = 0;
1627 unsigned db_render_override =
1628 S_028D10_FORCE_HIS_ENABLE0(V_028D10_FORCE_DISABLE) |
1629 S_028D10_FORCE_HIS_ENABLE1(V_028D10_FORCE_DISABLE);
1630
1631 if (rctx->b.chip_class >= R700) {
1632 switch (a->ps_conservative_z) {
1633 default: /* fall through */
1634 case TGSI_FS_DEPTH_LAYOUT_ANY:
1635 db_render_control |= S_028D0C_CONSERVATIVE_Z_EXPORT(V_028D0C_EXPORT_ANY_Z);
1636 break;
1637 case TGSI_FS_DEPTH_LAYOUT_GREATER:
1638 db_render_control |= S_028D0C_CONSERVATIVE_Z_EXPORT(V_028D0C_EXPORT_GREATER_THAN_Z);
1639 break;
1640 case TGSI_FS_DEPTH_LAYOUT_LESS:
1641 db_render_control |= S_028D0C_CONSERVATIVE_Z_EXPORT(V_028D0C_EXPORT_LESS_THAN_Z);
1642 break;
1643 }
1644 }
1645
1646 if (a->occlusion_query_enabled) {
1647 if (rctx->b.chip_class >= R700) {
1648 db_render_control |= S_028D0C_R700_PERFECT_ZPASS_COUNTS(1);
1649 }
1650 db_render_override |= S_028D10_NOOP_CULL_DISABLE(1);
1651 }
1652 if (rctx->db_state.rsurf && rctx->db_state.rsurf->db_htile_surface) {
1653 /* FORCE_OFF means HiZ/HiS are determined by DB_SHADER_CONTROL */
1654 db_render_override |= S_028D10_FORCE_HIZ_ENABLE(V_028D10_FORCE_OFF);
1655 /* This is to fix a lockup when hyperz and alpha test are enabled at
1656 * the same time somehow GPU get confuse on which order to pick for
1657 * z test
1658 */
1659 if (rctx->alphatest_state.sx_alpha_test_control) {
1660 db_render_override |= S_028D10_FORCE_SHADER_Z_ORDER(1);
1661 }
1662 } else {
1663 db_render_override |= S_028D10_FORCE_HIZ_ENABLE(V_028D10_FORCE_DISABLE);
1664 }
1665 if (rctx->b.chip_class == R600 && rctx->framebuffer.nr_samples > 1 && rctx->ps_iter_samples > 0) {
1666 /* sample shading and hyperz causes lockups on R6xx chips */
1667 db_render_override |= S_028D10_FORCE_HIZ_ENABLE(V_028D10_FORCE_DISABLE);
1668 }
1669 if (a->flush_depthstencil_through_cb) {
1670 assert(a->copy_depth || a->copy_stencil);
1671
1672 db_render_control |= S_028D0C_DEPTH_COPY_ENABLE(a->copy_depth) |
1673 S_028D0C_STENCIL_COPY_ENABLE(a->copy_stencil) |
1674 S_028D0C_COPY_CENTROID(1) |
1675 S_028D0C_COPY_SAMPLE(a->copy_sample);
1676
1677 if (rctx->b.chip_class == R600)
1678 db_render_override |= S_028D10_NOOP_CULL_DISABLE(1);
1679
1680 if (rctx->b.family == CHIP_RV610 || rctx->b.family == CHIP_RV630 ||
1681 rctx->b.family == CHIP_RV620 || rctx->b.family == CHIP_RV635)
1682 db_render_override |= S_028D10_FORCE_HIZ_ENABLE(V_028D10_FORCE_DISABLE);
1683 } else if (a->flush_depth_inplace || a->flush_stencil_inplace) {
1684 db_render_control |= S_028D0C_DEPTH_COMPRESS_DISABLE(a->flush_depth_inplace) |
1685 S_028D0C_STENCIL_COMPRESS_DISABLE(a->flush_stencil_inplace);
1686 db_render_override |= S_028D10_NOOP_CULL_DISABLE(1);
1687 }
1688 if (a->htile_clear) {
1689 db_render_control |= S_028D0C_DEPTH_CLEAR_ENABLE(1);
1690 }
1691
1692 /* RV770 workaround for a hang with 8x MSAA. */
1693 if (rctx->b.family == CHIP_RV770 && a->log_samples == 3) {
1694 db_render_override |= S_028D10_MAX_TILES_IN_DTT(6);
1695 }
1696
1697 radeon_set_context_reg_seq(cs, R_028D0C_DB_RENDER_CONTROL, 2);
1698 radeon_emit(cs, db_render_control); /* R_028D0C_DB_RENDER_CONTROL */
1699 radeon_emit(cs, db_render_override); /* R_028D10_DB_RENDER_OVERRIDE */
1700 radeon_set_context_reg(cs, R_02880C_DB_SHADER_CONTROL, a->db_shader_control);
1701 }
1702
1703 static void r600_emit_config_state(struct r600_context *rctx, struct r600_atom *atom)
1704 {
1705 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
1706 struct r600_config_state *a = (struct r600_config_state*)atom;
1707
1708 radeon_set_config_reg(cs, R_008C04_SQ_GPR_RESOURCE_MGMT_1, a->sq_gpr_resource_mgmt_1);
1709 radeon_set_config_reg(cs, R_008C08_SQ_GPR_RESOURCE_MGMT_2, a->sq_gpr_resource_mgmt_2);
1710 }
1711
1712 static void r600_emit_vertex_buffers(struct r600_context *rctx, struct r600_atom *atom)
1713 {
1714 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
1715 uint32_t dirty_mask = rctx->vertex_buffer_state.dirty_mask;
1716
1717 while (dirty_mask) {
1718 struct pipe_vertex_buffer *vb;
1719 struct r600_resource *rbuffer;
1720 unsigned offset;
1721 unsigned buffer_index = u_bit_scan(&dirty_mask);
1722
1723 vb = &rctx->vertex_buffer_state.vb[buffer_index];
1724 rbuffer = (struct r600_resource*)vb->buffer;
1725 assert(rbuffer);
1726
1727 offset = vb->buffer_offset;
1728
1729 /* fetch resources start at index 320 (OFFSET_FS) */
1730 radeon_emit(cs, PKT3(PKT3_SET_RESOURCE, 7, 0));
1731 radeon_emit(cs, (R600_FETCH_CONSTANTS_OFFSET_FS + buffer_index) * 7);
1732 radeon_emit(cs, offset); /* RESOURCEi_WORD0 */
1733 radeon_emit(cs, rbuffer->b.b.width0 - offset - 1); /* RESOURCEi_WORD1 */
1734 radeon_emit(cs, /* RESOURCEi_WORD2 */
1735 S_038008_ENDIAN_SWAP(r600_endian_swap(32)) |
1736 S_038008_STRIDE(vb->stride));
1737 radeon_emit(cs, 0); /* RESOURCEi_WORD3 */
1738 radeon_emit(cs, 0); /* RESOURCEi_WORD4 */
1739 radeon_emit(cs, 0); /* RESOURCEi_WORD5 */
1740 radeon_emit(cs, 0xc0000000); /* RESOURCEi_WORD6 */
1741
1742 radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
1743 radeon_emit(cs, radeon_add_to_buffer_list(&rctx->b, &rctx->b.gfx, rbuffer,
1744 RADEON_USAGE_READ, RADEON_PRIO_VERTEX_BUFFER));
1745 }
1746 }
1747
1748 static void r600_emit_constant_buffers(struct r600_context *rctx,
1749 struct r600_constbuf_state *state,
1750 unsigned buffer_id_base,
1751 unsigned reg_alu_constbuf_size,
1752 unsigned reg_alu_const_cache)
1753 {
1754 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
1755 uint32_t dirty_mask = state->dirty_mask;
1756
1757 while (dirty_mask) {
1758 struct pipe_constant_buffer *cb;
1759 struct r600_resource *rbuffer;
1760 unsigned offset;
1761 unsigned buffer_index = ffs(dirty_mask) - 1;
1762 unsigned gs_ring_buffer = (buffer_index == R600_GS_RING_CONST_BUFFER);
1763 cb = &state->cb[buffer_index];
1764 rbuffer = (struct r600_resource*)cb->buffer;
1765 assert(rbuffer);
1766
1767 offset = cb->buffer_offset;
1768
1769 if (!gs_ring_buffer) {
1770 radeon_set_context_reg(cs, reg_alu_constbuf_size + buffer_index * 4,
1771 ALIGN_DIVUP(cb->buffer_size >> 4, 16));
1772 radeon_set_context_reg(cs, reg_alu_const_cache + buffer_index * 4, offset >> 8);
1773 }
1774
1775 radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
1776 radeon_emit(cs, radeon_add_to_buffer_list(&rctx->b, &rctx->b.gfx, rbuffer,
1777 RADEON_USAGE_READ, RADEON_PRIO_CONST_BUFFER));
1778
1779 radeon_emit(cs, PKT3(PKT3_SET_RESOURCE, 7, 0));
1780 radeon_emit(cs, (buffer_id_base + buffer_index) * 7);
1781 radeon_emit(cs, offset); /* RESOURCEi_WORD0 */
1782 radeon_emit(cs, rbuffer->b.b.width0 - offset - 1); /* RESOURCEi_WORD1 */
1783 radeon_emit(cs, /* RESOURCEi_WORD2 */
1784 S_038008_ENDIAN_SWAP(gs_ring_buffer ? ENDIAN_NONE : r600_endian_swap(32)) |
1785 S_038008_STRIDE(gs_ring_buffer ? 4 : 16));
1786 radeon_emit(cs, 0); /* RESOURCEi_WORD3 */
1787 radeon_emit(cs, 0); /* RESOURCEi_WORD4 */
1788 radeon_emit(cs, 0); /* RESOURCEi_WORD5 */
1789 radeon_emit(cs, 0xc0000000); /* RESOURCEi_WORD6 */
1790
1791 radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
1792 radeon_emit(cs, radeon_add_to_buffer_list(&rctx->b, &rctx->b.gfx, rbuffer,
1793 RADEON_USAGE_READ, RADEON_PRIO_CONST_BUFFER));
1794
1795 dirty_mask &= ~(1 << buffer_index);
1796 }
1797 state->dirty_mask = 0;
1798 }
1799
1800 static void r600_emit_vs_constant_buffers(struct r600_context *rctx, struct r600_atom *atom)
1801 {
1802 r600_emit_constant_buffers(rctx, &rctx->constbuf_state[PIPE_SHADER_VERTEX],
1803 R600_FETCH_CONSTANTS_OFFSET_VS,
1804 R_028180_ALU_CONST_BUFFER_SIZE_VS_0,
1805 R_028980_ALU_CONST_CACHE_VS_0);
1806 }
1807
1808 static void r600_emit_gs_constant_buffers(struct r600_context *rctx, struct r600_atom *atom)
1809 {
1810 r600_emit_constant_buffers(rctx, &rctx->constbuf_state[PIPE_SHADER_GEOMETRY],
1811 R600_FETCH_CONSTANTS_OFFSET_GS,
1812 R_0281C0_ALU_CONST_BUFFER_SIZE_GS_0,
1813 R_0289C0_ALU_CONST_CACHE_GS_0);
1814 }
1815
1816 static void r600_emit_ps_constant_buffers(struct r600_context *rctx, struct r600_atom *atom)
1817 {
1818 r600_emit_constant_buffers(rctx, &rctx->constbuf_state[PIPE_SHADER_FRAGMENT],
1819 R600_FETCH_CONSTANTS_OFFSET_PS,
1820 R_028140_ALU_CONST_BUFFER_SIZE_PS_0,
1821 R_028940_ALU_CONST_CACHE_PS_0);
1822 }
1823
1824 static void r600_emit_sampler_views(struct r600_context *rctx,
1825 struct r600_samplerview_state *state,
1826 unsigned resource_id_base)
1827 {
1828 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
1829 uint32_t dirty_mask = state->dirty_mask;
1830
1831 while (dirty_mask) {
1832 struct r600_pipe_sampler_view *rview;
1833 unsigned resource_index = u_bit_scan(&dirty_mask);
1834 unsigned reloc;
1835
1836 rview = state->views[resource_index];
1837 assert(rview);
1838
1839 radeon_emit(cs, PKT3(PKT3_SET_RESOURCE, 7, 0));
1840 radeon_emit(cs, (resource_id_base + resource_index) * 7);
1841 radeon_emit_array(cs, rview->tex_resource_words, 7);
1842
1843 reloc = radeon_add_to_buffer_list(&rctx->b, &rctx->b.gfx, rview->tex_resource,
1844 RADEON_USAGE_READ,
1845 r600_get_sampler_view_priority(rview->tex_resource));
1846 radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
1847 radeon_emit(cs, reloc);
1848 radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
1849 radeon_emit(cs, reloc);
1850 }
1851 state->dirty_mask = 0;
1852 }
1853
1854
1855 static void r600_emit_vs_sampler_views(struct r600_context *rctx, struct r600_atom *atom)
1856 {
1857 r600_emit_sampler_views(rctx, &rctx->samplers[PIPE_SHADER_VERTEX].views, R600_FETCH_CONSTANTS_OFFSET_VS + R600_MAX_CONST_BUFFERS);
1858 }
1859
1860 static void r600_emit_gs_sampler_views(struct r600_context *rctx, struct r600_atom *atom)
1861 {
1862 r600_emit_sampler_views(rctx, &rctx->samplers[PIPE_SHADER_GEOMETRY].views, R600_FETCH_CONSTANTS_OFFSET_GS + R600_MAX_CONST_BUFFERS);
1863 }
1864
1865 static void r600_emit_ps_sampler_views(struct r600_context *rctx, struct r600_atom *atom)
1866 {
1867 r600_emit_sampler_views(rctx, &rctx->samplers[PIPE_SHADER_FRAGMENT].views, R600_FETCH_CONSTANTS_OFFSET_PS + R600_MAX_CONST_BUFFERS);
1868 }
1869
1870 static void r600_emit_sampler_states(struct r600_context *rctx,
1871 struct r600_textures_info *texinfo,
1872 unsigned resource_id_base,
1873 unsigned border_color_reg)
1874 {
1875 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
1876 uint32_t dirty_mask = texinfo->states.dirty_mask;
1877
1878 while (dirty_mask) {
1879 struct r600_pipe_sampler_state *rstate;
1880 struct r600_pipe_sampler_view *rview;
1881 unsigned i = u_bit_scan(&dirty_mask);
1882
1883 rstate = texinfo->states.states[i];
1884 assert(rstate);
1885 rview = texinfo->views.views[i];
1886
1887 /* TEX_ARRAY_OVERRIDE must be set for array textures to disable
1888 * filtering between layers.
1889 * Don't update TEX_ARRAY_OVERRIDE if we don't have the sampler view.
1890 */
1891 if (rview) {
1892 enum pipe_texture_target target = rview->base.texture->target;
1893 if (target == PIPE_TEXTURE_1D_ARRAY ||
1894 target == PIPE_TEXTURE_2D_ARRAY) {
1895 rstate->tex_sampler_words[0] |= S_03C000_TEX_ARRAY_OVERRIDE(1);
1896 texinfo->is_array_sampler[i] = true;
1897 } else {
1898 rstate->tex_sampler_words[0] &= C_03C000_TEX_ARRAY_OVERRIDE;
1899 texinfo->is_array_sampler[i] = false;
1900 }
1901 }
1902
1903 radeon_emit(cs, PKT3(PKT3_SET_SAMPLER, 3, 0));
1904 radeon_emit(cs, (resource_id_base + i) * 3);
1905 radeon_emit_array(cs, rstate->tex_sampler_words, 3);
1906
1907 if (rstate->border_color_use) {
1908 unsigned offset;
1909
1910 offset = border_color_reg;
1911 offset += i * 16;
1912 radeon_set_config_reg_seq(cs, offset, 4);
1913 radeon_emit_array(cs, rstate->border_color.ui, 4);
1914 }
1915 }
1916 texinfo->states.dirty_mask = 0;
1917 }
1918
1919 static void r600_emit_vs_sampler_states(struct r600_context *rctx, struct r600_atom *atom)
1920 {
1921 r600_emit_sampler_states(rctx, &rctx->samplers[PIPE_SHADER_VERTEX], 18, R_00A600_TD_VS_SAMPLER0_BORDER_RED);
1922 }
1923
1924 static void r600_emit_gs_sampler_states(struct r600_context *rctx, struct r600_atom *atom)
1925 {
1926 r600_emit_sampler_states(rctx, &rctx->samplers[PIPE_SHADER_GEOMETRY], 36, R_00A800_TD_GS_SAMPLER0_BORDER_RED);
1927 }
1928
1929 static void r600_emit_ps_sampler_states(struct r600_context *rctx, struct r600_atom *atom)
1930 {
1931 r600_emit_sampler_states(rctx, &rctx->samplers[PIPE_SHADER_FRAGMENT], 0, R_00A400_TD_PS_SAMPLER0_BORDER_RED);
1932 }
1933
1934 static void r600_emit_seamless_cube_map(struct r600_context *rctx, struct r600_atom *atom)
1935 {
1936 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
1937 unsigned tmp;
1938
1939 tmp = S_009508_DISABLE_CUBE_ANISO(1) |
1940 S_009508_SYNC_GRADIENT(1) |
1941 S_009508_SYNC_WALKER(1) |
1942 S_009508_SYNC_ALIGNER(1);
1943 if (!rctx->seamless_cube_map.enabled) {
1944 tmp |= S_009508_DISABLE_CUBE_WRAP(1);
1945 }
1946 radeon_set_config_reg(cs, R_009508_TA_CNTL_AUX, tmp);
1947 }
1948
1949 static void r600_emit_sample_mask(struct r600_context *rctx, struct r600_atom *a)
1950 {
1951 struct r600_sample_mask *s = (struct r600_sample_mask*)a;
1952 uint8_t mask = s->sample_mask;
1953
1954 radeon_set_context_reg(rctx->b.gfx.cs, R_028C48_PA_SC_AA_MASK,
1955 mask | (mask << 8) | (mask << 16) | (mask << 24));
1956 }
1957
1958 static void r600_emit_vertex_fetch_shader(struct r600_context *rctx, struct r600_atom *a)
1959 {
1960 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
1961 struct r600_cso_state *state = (struct r600_cso_state*)a;
1962 struct r600_fetch_shader *shader = (struct r600_fetch_shader*)state->cso;
1963
1964 radeon_set_context_reg(cs, R_028894_SQ_PGM_START_FS, shader->offset >> 8);
1965 radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
1966 radeon_emit(cs, radeon_add_to_buffer_list(&rctx->b, &rctx->b.gfx, shader->buffer,
1967 RADEON_USAGE_READ,
1968 RADEON_PRIO_INTERNAL_SHADER));
1969 }
1970
1971 static void r600_emit_shader_stages(struct r600_context *rctx, struct r600_atom *a)
1972 {
1973 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
1974 struct r600_shader_stages_state *state = (struct r600_shader_stages_state*)a;
1975
1976 uint32_t v2 = 0, primid = 0;
1977
1978 if (rctx->vs_shader->current->shader.vs_as_gs_a) {
1979 v2 = S_028A40_MODE(V_028A40_GS_SCENARIO_A);
1980 primid = 1;
1981 }
1982
1983 if (state->geom_enable) {
1984 uint32_t cut_val;
1985
1986 if (rctx->gs_shader->gs_max_out_vertices <= 128)
1987 cut_val = V_028A40_GS_CUT_128;
1988 else if (rctx->gs_shader->gs_max_out_vertices <= 256)
1989 cut_val = V_028A40_GS_CUT_256;
1990 else if (rctx->gs_shader->gs_max_out_vertices <= 512)
1991 cut_val = V_028A40_GS_CUT_512;
1992 else
1993 cut_val = V_028A40_GS_CUT_1024;
1994
1995 v2 = S_028A40_MODE(V_028A40_GS_SCENARIO_G) |
1996 S_028A40_CUT_MODE(cut_val);
1997
1998 if (rctx->gs_shader->current->shader.gs_prim_id_input)
1999 primid = 1;
2000 }
2001
2002 radeon_set_context_reg(cs, R_028A40_VGT_GS_MODE, v2);
2003 radeon_set_context_reg(cs, R_028A84_VGT_PRIMITIVEID_EN, primid);
2004 }
2005
2006 static void r600_emit_gs_rings(struct r600_context *rctx, struct r600_atom *a)
2007 {
2008 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
2009 struct r600_gs_rings_state *state = (struct r600_gs_rings_state*)a;
2010 struct r600_resource *rbuffer;
2011
2012 radeon_set_config_reg(cs, R_008040_WAIT_UNTIL, S_008040_WAIT_3D_IDLE(1));
2013 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
2014 radeon_emit(cs, EVENT_TYPE(EVENT_TYPE_VGT_FLUSH));
2015
2016 if (state->enable) {
2017 rbuffer =(struct r600_resource*)state->esgs_ring.buffer;
2018 radeon_set_config_reg(cs, R_008C40_SQ_ESGS_RING_BASE, 0);
2019 radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
2020 radeon_emit(cs, radeon_add_to_buffer_list(&rctx->b, &rctx->b.gfx, rbuffer,
2021 RADEON_USAGE_READWRITE,
2022 RADEON_PRIO_RINGS_STREAMOUT));
2023 radeon_set_config_reg(cs, R_008C44_SQ_ESGS_RING_SIZE,
2024 state->esgs_ring.buffer_size >> 8);
2025
2026 rbuffer =(struct r600_resource*)state->gsvs_ring.buffer;
2027 radeon_set_config_reg(cs, R_008C48_SQ_GSVS_RING_BASE, 0);
2028 radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
2029 radeon_emit(cs, radeon_add_to_buffer_list(&rctx->b, &rctx->b.gfx, rbuffer,
2030 RADEON_USAGE_READWRITE,
2031 RADEON_PRIO_RINGS_STREAMOUT));
2032 radeon_set_config_reg(cs, R_008C4C_SQ_GSVS_RING_SIZE,
2033 state->gsvs_ring.buffer_size >> 8);
2034 } else {
2035 radeon_set_config_reg(cs, R_008C44_SQ_ESGS_RING_SIZE, 0);
2036 radeon_set_config_reg(cs, R_008C4C_SQ_GSVS_RING_SIZE, 0);
2037 }
2038
2039 radeon_set_config_reg(cs, R_008040_WAIT_UNTIL, S_008040_WAIT_3D_IDLE(1));
2040 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
2041 radeon_emit(cs, EVENT_TYPE(EVENT_TYPE_VGT_FLUSH));
2042 }
2043
2044 /* Adjust GPR allocation on R6xx/R7xx */
2045 bool r600_adjust_gprs(struct r600_context *rctx)
2046 {
2047 unsigned num_ps_gprs = rctx->ps_shader->current->shader.bc.ngpr;
2048 unsigned num_vs_gprs, num_es_gprs, num_gs_gprs;
2049 unsigned new_num_ps_gprs = num_ps_gprs;
2050 unsigned new_num_vs_gprs, new_num_es_gprs, new_num_gs_gprs;
2051 unsigned cur_num_ps_gprs = G_008C04_NUM_PS_GPRS(rctx->config_state.sq_gpr_resource_mgmt_1);
2052 unsigned cur_num_vs_gprs = G_008C04_NUM_VS_GPRS(rctx->config_state.sq_gpr_resource_mgmt_1);
2053 unsigned cur_num_gs_gprs = G_008C08_NUM_GS_GPRS(rctx->config_state.sq_gpr_resource_mgmt_2);
2054 unsigned cur_num_es_gprs = G_008C08_NUM_ES_GPRS(rctx->config_state.sq_gpr_resource_mgmt_2);
2055 unsigned def_num_ps_gprs = rctx->default_ps_gprs;
2056 unsigned def_num_vs_gprs = rctx->default_vs_gprs;
2057 unsigned def_num_gs_gprs = 0;
2058 unsigned def_num_es_gprs = 0;
2059 unsigned def_num_clause_temp_gprs = rctx->r6xx_num_clause_temp_gprs;
2060 /* hardware will reserve twice num_clause_temp_gprs */
2061 unsigned max_gprs = def_num_gs_gprs + def_num_es_gprs + def_num_ps_gprs + def_num_vs_gprs + def_num_clause_temp_gprs * 2;
2062 unsigned tmp, tmp2;
2063
2064 if (rctx->gs_shader) {
2065 num_es_gprs = rctx->vs_shader->current->shader.bc.ngpr;
2066 num_gs_gprs = rctx->gs_shader->current->shader.bc.ngpr;
2067 num_vs_gprs = rctx->gs_shader->current->gs_copy_shader->shader.bc.ngpr;
2068 } else {
2069 num_es_gprs = 0;
2070 num_gs_gprs = 0;
2071 num_vs_gprs = rctx->vs_shader->current->shader.bc.ngpr;
2072 }
2073 new_num_vs_gprs = num_vs_gprs;
2074 new_num_es_gprs = num_es_gprs;
2075 new_num_gs_gprs = num_gs_gprs;
2076
2077 /* the sum of all SQ_GPR_RESOURCE_MGMT*.NUM_*_GPRS must <= to max_gprs */
2078 if (new_num_ps_gprs > cur_num_ps_gprs || new_num_vs_gprs > cur_num_vs_gprs ||
2079 new_num_es_gprs > cur_num_es_gprs || new_num_gs_gprs > cur_num_gs_gprs) {
2080 /* try to use switch back to default */
2081 if (new_num_ps_gprs > def_num_ps_gprs || new_num_vs_gprs > def_num_vs_gprs ||
2082 new_num_gs_gprs > def_num_gs_gprs || new_num_es_gprs > def_num_es_gprs) {
2083 /* always privilege vs stage so that at worst we have the
2084 * pixel stage producing wrong output (not the vertex
2085 * stage) */
2086 new_num_ps_gprs = max_gprs - ((new_num_vs_gprs + new_num_es_gprs + new_num_gs_gprs) + def_num_clause_temp_gprs * 2);
2087 new_num_vs_gprs = num_vs_gprs;
2088 new_num_gs_gprs = num_gs_gprs;
2089 new_num_es_gprs = num_es_gprs;
2090 } else {
2091 new_num_ps_gprs = def_num_ps_gprs;
2092 new_num_vs_gprs = def_num_vs_gprs;
2093 new_num_es_gprs = def_num_es_gprs;
2094 new_num_gs_gprs = def_num_gs_gprs;
2095 }
2096 } else {
2097 return true;
2098 }
2099
2100 /* SQ_PGM_RESOURCES_*.NUM_GPRS must always be program to a value <=
2101 * SQ_GPR_RESOURCE_MGMT*.NUM_*_GPRS otherwise the GPU will lockup
2102 * Also if a shader use more gpr than SQ_GPR_RESOURCE_MGMT*.NUM_*_GPRS
2103 * it will lockup. So in this case just discard the draw command
2104 * and don't change the current gprs repartitions.
2105 */
2106 if (num_ps_gprs > new_num_ps_gprs || num_vs_gprs > new_num_vs_gprs ||
2107 num_gs_gprs > new_num_gs_gprs || num_es_gprs > new_num_es_gprs) {
2108 R600_ERR("shaders require too many register (%d + %d + %d + %d) "
2109 "for a combined maximum of %d\n",
2110 num_ps_gprs, num_vs_gprs, num_es_gprs, num_gs_gprs, max_gprs);
2111 return false;
2112 }
2113
2114 /* in some case we endup recomputing the current value */
2115 tmp = S_008C04_NUM_PS_GPRS(new_num_ps_gprs) |
2116 S_008C04_NUM_VS_GPRS(new_num_vs_gprs) |
2117 S_008C04_NUM_CLAUSE_TEMP_GPRS(def_num_clause_temp_gprs);
2118
2119 tmp2 = S_008C08_NUM_ES_GPRS(new_num_es_gprs) |
2120 S_008C08_NUM_GS_GPRS(new_num_gs_gprs);
2121 if (rctx->config_state.sq_gpr_resource_mgmt_1 != tmp || rctx->config_state.sq_gpr_resource_mgmt_2 != tmp2) {
2122 rctx->config_state.sq_gpr_resource_mgmt_1 = tmp;
2123 rctx->config_state.sq_gpr_resource_mgmt_2 = tmp2;
2124 r600_mark_atom_dirty(rctx, &rctx->config_state.atom);
2125 rctx->b.flags |= R600_CONTEXT_WAIT_3D_IDLE;
2126 }
2127 return true;
2128 }
2129
2130 void r600_init_atom_start_cs(struct r600_context *rctx)
2131 {
2132 int ps_prio;
2133 int vs_prio;
2134 int gs_prio;
2135 int es_prio;
2136 int num_ps_gprs;
2137 int num_vs_gprs;
2138 int num_gs_gprs;
2139 int num_es_gprs;
2140 int num_temp_gprs;
2141 int num_ps_threads;
2142 int num_vs_threads;
2143 int num_gs_threads;
2144 int num_es_threads;
2145 int num_ps_stack_entries;
2146 int num_vs_stack_entries;
2147 int num_gs_stack_entries;
2148 int num_es_stack_entries;
2149 enum radeon_family family;
2150 struct r600_command_buffer *cb = &rctx->start_cs_cmd;
2151 uint32_t tmp, i;
2152
2153 r600_init_command_buffer(cb, 256);
2154
2155 /* R6xx requires this packet at the start of each command buffer */
2156 if (rctx->b.chip_class == R600) {
2157 r600_store_value(cb, PKT3(PKT3_START_3D_CMDBUF, 0, 0));
2158 r600_store_value(cb, 0);
2159 }
2160 /* All asics require this one */
2161 r600_store_value(cb, PKT3(PKT3_CONTEXT_CONTROL, 1, 0));
2162 r600_store_value(cb, 0x80000000);
2163 r600_store_value(cb, 0x80000000);
2164
2165 /* We're setting config registers here. */
2166 r600_store_value(cb, PKT3(PKT3_EVENT_WRITE, 0, 0));
2167 r600_store_value(cb, EVENT_TYPE(EVENT_TYPE_PS_PARTIAL_FLUSH) | EVENT_INDEX(4));
2168
2169 family = rctx->b.family;
2170 ps_prio = 0;
2171 vs_prio = 1;
2172 gs_prio = 2;
2173 es_prio = 3;
2174 switch (family) {
2175 case CHIP_R600:
2176 num_ps_gprs = 192;
2177 num_vs_gprs = 56;
2178 num_temp_gprs = 4;
2179 num_gs_gprs = 0;
2180 num_es_gprs = 0;
2181 num_ps_threads = 136;
2182 num_vs_threads = 48;
2183 num_gs_threads = 4;
2184 num_es_threads = 4;
2185 num_ps_stack_entries = 128;
2186 num_vs_stack_entries = 128;
2187 num_gs_stack_entries = 0;
2188 num_es_stack_entries = 0;
2189 break;
2190 case CHIP_RV630:
2191 case CHIP_RV635:
2192 num_ps_gprs = 84;
2193 num_vs_gprs = 36;
2194 num_temp_gprs = 4;
2195 num_gs_gprs = 0;
2196 num_es_gprs = 0;
2197 num_ps_threads = 144;
2198 num_vs_threads = 40;
2199 num_gs_threads = 4;
2200 num_es_threads = 4;
2201 num_ps_stack_entries = 40;
2202 num_vs_stack_entries = 40;
2203 num_gs_stack_entries = 32;
2204 num_es_stack_entries = 16;
2205 break;
2206 case CHIP_RV610:
2207 case CHIP_RV620:
2208 case CHIP_RS780:
2209 case CHIP_RS880:
2210 default:
2211 num_ps_gprs = 84;
2212 num_vs_gprs = 36;
2213 num_temp_gprs = 4;
2214 num_gs_gprs = 0;
2215 num_es_gprs = 0;
2216 num_ps_threads = 136;
2217 num_vs_threads = 48;
2218 num_gs_threads = 4;
2219 num_es_threads = 4;
2220 num_ps_stack_entries = 40;
2221 num_vs_stack_entries = 40;
2222 num_gs_stack_entries = 32;
2223 num_es_stack_entries = 16;
2224 break;
2225 case CHIP_RV670:
2226 num_ps_gprs = 144;
2227 num_vs_gprs = 40;
2228 num_temp_gprs = 4;
2229 num_gs_gprs = 0;
2230 num_es_gprs = 0;
2231 num_ps_threads = 136;
2232 num_vs_threads = 48;
2233 num_gs_threads = 4;
2234 num_es_threads = 4;
2235 num_ps_stack_entries = 40;
2236 num_vs_stack_entries = 40;
2237 num_gs_stack_entries = 32;
2238 num_es_stack_entries = 16;
2239 break;
2240 case CHIP_RV770:
2241 num_ps_gprs = 130;
2242 num_vs_gprs = 56;
2243 num_temp_gprs = 4;
2244 num_gs_gprs = 31;
2245 num_es_gprs = 31;
2246 num_ps_threads = 180;
2247 num_vs_threads = 60;
2248 num_gs_threads = 4;
2249 num_es_threads = 4;
2250 num_ps_stack_entries = 128;
2251 num_vs_stack_entries = 128;
2252 num_gs_stack_entries = 128;
2253 num_es_stack_entries = 128;
2254 break;
2255 case CHIP_RV730:
2256 case CHIP_RV740:
2257 num_ps_gprs = 84;
2258 num_vs_gprs = 36;
2259 num_temp_gprs = 4;
2260 num_gs_gprs = 0;
2261 num_es_gprs = 0;
2262 num_ps_threads = 180;
2263 num_vs_threads = 60;
2264 num_gs_threads = 4;
2265 num_es_threads = 4;
2266 num_ps_stack_entries = 128;
2267 num_vs_stack_entries = 128;
2268 num_gs_stack_entries = 0;
2269 num_es_stack_entries = 0;
2270 break;
2271 case CHIP_RV710:
2272 num_ps_gprs = 192;
2273 num_vs_gprs = 56;
2274 num_temp_gprs = 4;
2275 num_gs_gprs = 0;
2276 num_es_gprs = 0;
2277 num_ps_threads = 136;
2278 num_vs_threads = 48;
2279 num_gs_threads = 4;
2280 num_es_threads = 4;
2281 num_ps_stack_entries = 128;
2282 num_vs_stack_entries = 128;
2283 num_gs_stack_entries = 0;
2284 num_es_stack_entries = 0;
2285 break;
2286 }
2287
2288 rctx->default_ps_gprs = num_ps_gprs;
2289 rctx->default_vs_gprs = num_vs_gprs;
2290 rctx->r6xx_num_clause_temp_gprs = num_temp_gprs;
2291
2292 /* SQ_CONFIG */
2293 tmp = 0;
2294 switch (family) {
2295 case CHIP_RV610:
2296 case CHIP_RV620:
2297 case CHIP_RS780:
2298 case CHIP_RS880:
2299 case CHIP_RV710:
2300 break;
2301 default:
2302 tmp |= S_008C00_VC_ENABLE(1);
2303 break;
2304 }
2305 tmp |= S_008C00_DX9_CONSTS(0);
2306 tmp |= S_008C00_ALU_INST_PREFER_VECTOR(1);
2307 tmp |= S_008C00_PS_PRIO(ps_prio);
2308 tmp |= S_008C00_VS_PRIO(vs_prio);
2309 tmp |= S_008C00_GS_PRIO(gs_prio);
2310 tmp |= S_008C00_ES_PRIO(es_prio);
2311 r600_store_config_reg(cb, R_008C00_SQ_CONFIG, tmp);
2312
2313 /* SQ_GPR_RESOURCE_MGMT_2 */
2314 tmp = S_008C08_NUM_GS_GPRS(num_gs_gprs);
2315 tmp |= S_008C08_NUM_ES_GPRS(num_es_gprs);
2316 r600_store_config_reg_seq(cb, R_008C08_SQ_GPR_RESOURCE_MGMT_2, 4);
2317 r600_store_value(cb, tmp);
2318
2319 /* SQ_THREAD_RESOURCE_MGMT */
2320 tmp = S_008C0C_NUM_PS_THREADS(num_ps_threads);
2321 tmp |= S_008C0C_NUM_VS_THREADS(num_vs_threads);
2322 tmp |= S_008C0C_NUM_GS_THREADS(num_gs_threads);
2323 tmp |= S_008C0C_NUM_ES_THREADS(num_es_threads);
2324 r600_store_value(cb, tmp); /* R_008C0C_SQ_THREAD_RESOURCE_MGMT */
2325
2326 /* SQ_STACK_RESOURCE_MGMT_1 */
2327 tmp = S_008C10_NUM_PS_STACK_ENTRIES(num_ps_stack_entries);
2328 tmp |= S_008C10_NUM_VS_STACK_ENTRIES(num_vs_stack_entries);
2329 r600_store_value(cb, tmp); /* R_008C10_SQ_STACK_RESOURCE_MGMT_1 */
2330
2331 /* SQ_STACK_RESOURCE_MGMT_2 */
2332 tmp = S_008C14_NUM_GS_STACK_ENTRIES(num_gs_stack_entries);
2333 tmp |= S_008C14_NUM_ES_STACK_ENTRIES(num_es_stack_entries);
2334 r600_store_value(cb, tmp); /* R_008C14_SQ_STACK_RESOURCE_MGMT_2 */
2335
2336 r600_store_config_reg(cb, R_009714_VC_ENHANCE, 0);
2337
2338 if (rctx->b.chip_class >= R700) {
2339 r600_store_context_reg(cb, R_028A50_VGT_ENHANCE, 4);
2340 r600_store_config_reg(cb, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, 0x00004000);
2341 r600_store_config_reg(cb, R_009830_DB_DEBUG, 0);
2342 r600_store_config_reg(cb, R_009838_DB_WATERMARKS, 0x00420204);
2343 r600_store_context_reg(cb, R_0286C8_SPI_THREAD_GROUPING, 0);
2344 } else {
2345 r600_store_config_reg(cb, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, 0);
2346 r600_store_config_reg(cb, R_009830_DB_DEBUG, 0x82000000);
2347 r600_store_config_reg(cb, R_009838_DB_WATERMARKS, 0x01020204);
2348 r600_store_context_reg(cb, R_0286C8_SPI_THREAD_GROUPING, 1);
2349 }
2350 r600_store_context_reg_seq(cb, R_0288A8_SQ_ESGS_RING_ITEMSIZE, 9);
2351 r600_store_value(cb, 0); /* R_0288A8_SQ_ESGS_RING_ITEMSIZE */
2352 r600_store_value(cb, 0); /* R_0288AC_SQ_GSVS_RING_ITEMSIZE */
2353 r600_store_value(cb, 0); /* R_0288B0_SQ_ESTMP_RING_ITEMSIZE */
2354 r600_store_value(cb, 0); /* R_0288B4_SQ_GSTMP_RING_ITEMSIZE */
2355 r600_store_value(cb, 0); /* R_0288B8_SQ_VSTMP_RING_ITEMSIZE */
2356 r600_store_value(cb, 0); /* R_0288BC_SQ_PSTMP_RING_ITEMSIZE */
2357 r600_store_value(cb, 0); /* R_0288C0_SQ_FBUF_RING_ITEMSIZE */
2358 r600_store_value(cb, 0); /* R_0288C4_SQ_REDUC_RING_ITEMSIZE */
2359 r600_store_value(cb, 0); /* R_0288C8_SQ_GS_VERT_ITEMSIZE */
2360
2361 /* to avoid GPU doing any preloading of constant from random address */
2362 r600_store_context_reg_seq(cb, R_028140_ALU_CONST_BUFFER_SIZE_PS_0, 16);
2363 for (i = 0; i < 16; i++)
2364 r600_store_value(cb, 0);
2365
2366 r600_store_context_reg_seq(cb, R_028180_ALU_CONST_BUFFER_SIZE_VS_0, 16);
2367 for (i = 0; i < 16; i++)
2368 r600_store_value(cb, 0);
2369
2370 r600_store_context_reg_seq(cb, R_0281C0_ALU_CONST_BUFFER_SIZE_GS_0, 16);
2371 for (i = 0; i < 16; i++)
2372 r600_store_value(cb, 0);
2373
2374 r600_store_context_reg_seq(cb, R_028A10_VGT_OUTPUT_PATH_CNTL, 13);
2375 r600_store_value(cb, 0); /* R_028A10_VGT_OUTPUT_PATH_CNTL */
2376 r600_store_value(cb, 0); /* R_028A14_VGT_HOS_CNTL */
2377 r600_store_value(cb, 0); /* R_028A18_VGT_HOS_MAX_TESS_LEVEL */
2378 r600_store_value(cb, 0); /* R_028A1C_VGT_HOS_MIN_TESS_LEVEL */
2379 r600_store_value(cb, 0); /* R_028A20_VGT_HOS_REUSE_DEPTH */
2380 r600_store_value(cb, 0); /* R_028A24_VGT_GROUP_PRIM_TYPE */
2381 r600_store_value(cb, 0); /* R_028A28_VGT_GROUP_FIRST_DECR */
2382 r600_store_value(cb, 0); /* R_028A2C_VGT_GROUP_DECR */
2383 r600_store_value(cb, 0); /* R_028A30_VGT_GROUP_VECT_0_CNTL */
2384 r600_store_value(cb, 0); /* R_028A34_VGT_GROUP_VECT_1_CNTL */
2385 r600_store_value(cb, 0); /* R_028A38_VGT_GROUP_VECT_0_FMT_CNTL */
2386 r600_store_value(cb, 0); /* R_028A3C_VGT_GROUP_VECT_1_FMT_CNTL */
2387 r600_store_value(cb, 0); /* R_028A40_VGT_GS_MODE, 0); */
2388
2389 r600_store_context_reg(cb, R_028A84_VGT_PRIMITIVEID_EN, 0);
2390 r600_store_context_reg(cb, R_028AA0_VGT_INSTANCE_STEP_RATE_0, 0);
2391 r600_store_context_reg(cb, R_028AA4_VGT_INSTANCE_STEP_RATE_1, 0);
2392
2393 r600_store_context_reg_seq(cb, R_028AB4_VGT_REUSE_OFF, 2);
2394 r600_store_value(cb, 1); /* R_028AB4_VGT_REUSE_OFF */
2395 r600_store_value(cb, 0); /* R_028AB8_VGT_VTX_CNT_EN */
2396
2397 r600_store_context_reg(cb, R_028B20_VGT_STRMOUT_BUFFER_EN, 0);
2398
2399 r600_store_ctl_const(cb, R_03CFF0_SQ_VTX_BASE_VTX_LOC, 0);
2400
2401 r600_store_context_reg(cb, R_028028_DB_STENCIL_CLEAR, 0);
2402
2403 r600_store_context_reg_seq(cb, R_0286DC_SPI_FOG_CNTL, 3);
2404 r600_store_value(cb, 0); /* R_0286DC_SPI_FOG_CNTL */
2405 r600_store_value(cb, 0); /* R_0286E0_SPI_FOG_FUNC_SCALE */
2406 r600_store_value(cb, 0); /* R_0286E4_SPI_FOG_FUNC_BIAS */
2407
2408 r600_store_context_reg_seq(cb, R_028D28_DB_SRESULTS_COMPARE_STATE0, 3);
2409 r600_store_value(cb, 0); /* R_028D28_DB_SRESULTS_COMPARE_STATE0 */
2410 r600_store_value(cb, 0); /* R_028D2C_DB_SRESULTS_COMPARE_STATE1 */
2411 r600_store_value(cb, 0); /* R_028D30_DB_PRELOAD_CONTROL */
2412
2413 r600_store_context_reg(cb, R_028820_PA_CL_NANINF_CNTL, 0);
2414 r600_store_context_reg(cb, R_028A48_PA_SC_MPASS_PS_CNTL, 0);
2415
2416 r600_store_context_reg_seq(cb, R_028C0C_PA_CL_GB_VERT_CLIP_ADJ, 4);
2417 r600_store_value(cb, fui(1.0)); /* R_028C0C_PA_CL_GB_VERT_CLIP_ADJ */
2418 r600_store_value(cb, fui(1.0)); /* R_028C10_PA_CL_GB_VERT_DISC_ADJ */
2419 r600_store_value(cb, fui(1.0)); /* R_028C14_PA_CL_GB_HORZ_CLIP_ADJ */
2420 r600_store_value(cb, fui(1.0)); /* R_028C18_PA_CL_GB_HORZ_DISC_ADJ */
2421
2422 r600_store_context_reg_seq(cb, R_0282D0_PA_SC_VPORT_ZMIN_0, 2 * R600_MAX_VIEWPORTS);
2423 for (tmp = 0; tmp < R600_MAX_VIEWPORTS; tmp++) {
2424 r600_store_value(cb, 0); /* R_0282D0_PA_SC_VPORT_ZMIN_0 */
2425 r600_store_value(cb, fui(1.0)); /* R_0282D4_PA_SC_VPORT_ZMAX_0 */
2426 }
2427
2428 r600_store_context_reg(cb, R_028200_PA_SC_WINDOW_OFFSET, 0);
2429 r600_store_context_reg(cb, R_02820C_PA_SC_CLIPRECT_RULE, 0xFFFF);
2430
2431 if (rctx->b.chip_class >= R700) {
2432 r600_store_context_reg(cb, R_028230_PA_SC_EDGERULE, 0xAAAAAAAA);
2433 }
2434
2435 r600_store_context_reg_seq(cb, R_028C30_CB_CLRCMP_CONTROL, 4);
2436 r600_store_value(cb, 0x1000000); /* R_028C30_CB_CLRCMP_CONTROL */
2437 r600_store_value(cb, 0); /* R_028C34_CB_CLRCMP_SRC */
2438 r600_store_value(cb, 0xFF); /* R_028C38_CB_CLRCMP_DST */
2439 r600_store_value(cb, 0xFFFFFFFF); /* R_028C3C_CB_CLRCMP_MSK */
2440
2441 r600_store_context_reg_seq(cb, R_028030_PA_SC_SCREEN_SCISSOR_TL, 2);
2442 r600_store_value(cb, 0); /* R_028030_PA_SC_SCREEN_SCISSOR_TL */
2443 r600_store_value(cb, S_028034_BR_X(8192) | S_028034_BR_Y(8192)); /* R_028034_PA_SC_SCREEN_SCISSOR_BR */
2444
2445 r600_store_context_reg_seq(cb, R_028240_PA_SC_GENERIC_SCISSOR_TL, 2);
2446 r600_store_value(cb, 0); /* R_028240_PA_SC_GENERIC_SCISSOR_TL */
2447 r600_store_value(cb, S_028244_BR_X(8192) | S_028244_BR_Y(8192)); /* R_028244_PA_SC_GENERIC_SCISSOR_BR */
2448
2449 r600_store_context_reg_seq(cb, R_0288CC_SQ_PGM_CF_OFFSET_PS, 5);
2450 r600_store_value(cb, 0); /* R_0288CC_SQ_PGM_CF_OFFSET_PS */
2451 r600_store_value(cb, 0); /* R_0288D0_SQ_PGM_CF_OFFSET_VS */
2452 r600_store_value(cb, 0); /* R_0288D4_SQ_PGM_CF_OFFSET_GS */
2453 r600_store_value(cb, 0); /* R_0288D8_SQ_PGM_CF_OFFSET_ES */
2454 r600_store_value(cb, 0); /* R_0288DC_SQ_PGM_CF_OFFSET_FS */
2455
2456 r600_store_context_reg(cb, R_0288E0_SQ_VTX_SEMANTIC_CLEAR, ~0);
2457
2458 r600_store_context_reg_seq(cb, R_028400_VGT_MAX_VTX_INDX, 2);
2459 r600_store_value(cb, ~0); /* R_028400_VGT_MAX_VTX_INDX */
2460 r600_store_value(cb, 0); /* R_028404_VGT_MIN_VTX_INDX */
2461
2462 r600_store_context_reg(cb, R_0288A4_SQ_PGM_RESOURCES_FS, 0);
2463
2464 if (rctx->b.chip_class == R700)
2465 r600_store_context_reg(cb, R_028350_SX_MISC, 0);
2466 if (rctx->b.chip_class == R700 && rctx->screen->b.has_streamout)
2467 r600_store_context_reg(cb, R_028354_SX_SURFACE_SYNC, S_028354_SURFACE_SYNC_MASK(0xf));
2468
2469 r600_store_context_reg(cb, R_028800_DB_DEPTH_CONTROL, 0);
2470 if (rctx->screen->b.has_streamout) {
2471 r600_store_context_reg(cb, R_028B28_VGT_STRMOUT_DRAW_OPAQUE_OFFSET, 0);
2472 }
2473
2474 r600_store_loop_const(cb, R_03E200_SQ_LOOP_CONST_0, 0x1000FFF);
2475 r600_store_loop_const(cb, R_03E200_SQ_LOOP_CONST_0 + (32 * 4), 0x1000FFF);
2476 r600_store_loop_const(cb, R_03E200_SQ_LOOP_CONST_0 + (64 * 4), 0x1000FFF);
2477 }
2478
2479 void r600_update_ps_state(struct pipe_context *ctx, struct r600_pipe_shader *shader)
2480 {
2481 struct r600_context *rctx = (struct r600_context *)ctx;
2482 struct r600_command_buffer *cb = &shader->command_buffer;
2483 struct r600_shader *rshader = &shader->shader;
2484 unsigned i, exports_ps, num_cout, spi_ps_in_control_0, spi_input_z, spi_ps_in_control_1, db_shader_control;
2485 int pos_index = -1, face_index = -1, fixed_pt_position_index = -1;
2486 unsigned tmp, sid, ufi = 0;
2487 int need_linear = 0;
2488 unsigned z_export = 0, stencil_export = 0, mask_export = 0;
2489 unsigned sprite_coord_enable = rctx->rasterizer ? rctx->rasterizer->sprite_coord_enable : 0;
2490
2491 if (!cb->buf) {
2492 r600_init_command_buffer(cb, 64);
2493 } else {
2494 cb->num_dw = 0;
2495 }
2496
2497 r600_store_context_reg_seq(cb, R_028644_SPI_PS_INPUT_CNTL_0, rshader->ninput);
2498 for (i = 0; i < rshader->ninput; i++) {
2499 if (rshader->input[i].name == TGSI_SEMANTIC_POSITION)
2500 pos_index = i;
2501 if (rshader->input[i].name == TGSI_SEMANTIC_FACE && face_index == -1)
2502 face_index = i;
2503 if (rshader->input[i].name == TGSI_SEMANTIC_SAMPLEID)
2504 fixed_pt_position_index = i;
2505
2506 sid = rshader->input[i].spi_sid;
2507
2508 tmp = S_028644_SEMANTIC(sid);
2509
2510 if (rshader->input[i].name == TGSI_SEMANTIC_POSITION ||
2511 rshader->input[i].interpolate == TGSI_INTERPOLATE_CONSTANT ||
2512 (rshader->input[i].interpolate == TGSI_INTERPOLATE_COLOR &&
2513 rctx->rasterizer && rctx->rasterizer->flatshade))
2514 tmp |= S_028644_FLAT_SHADE(1);
2515
2516 if (rshader->input[i].name == TGSI_SEMANTIC_GENERIC &&
2517 sprite_coord_enable & (1 << rshader->input[i].sid)) {
2518 tmp |= S_028644_PT_SPRITE_TEX(1);
2519 }
2520
2521 if (rshader->input[i].interpolate_location == TGSI_INTERPOLATE_LOC_CENTROID)
2522 tmp |= S_028644_SEL_CENTROID(1);
2523
2524 if (rshader->input[i].interpolate_location == TGSI_INTERPOLATE_LOC_SAMPLE)
2525 tmp |= S_028644_SEL_SAMPLE(1);
2526
2527 if (rshader->input[i].interpolate == TGSI_INTERPOLATE_LINEAR) {
2528 need_linear = 1;
2529 tmp |= S_028644_SEL_LINEAR(1);
2530 }
2531
2532 r600_store_value(cb, tmp);
2533 }
2534
2535 db_shader_control = 0;
2536 for (i = 0; i < rshader->noutput; i++) {
2537 if (rshader->output[i].name == TGSI_SEMANTIC_POSITION)
2538 z_export = 1;
2539 if (rshader->output[i].name == TGSI_SEMANTIC_STENCIL)
2540 stencil_export = 1;
2541 if (rshader->output[i].name == TGSI_SEMANTIC_SAMPLEMASK &&
2542 rctx->framebuffer.nr_samples > 1 && rctx->ps_iter_samples > 0)
2543 mask_export = 1;
2544 }
2545 db_shader_control |= S_02880C_Z_EXPORT_ENABLE(z_export);
2546 db_shader_control |= S_02880C_STENCIL_REF_EXPORT_ENABLE(stencil_export);
2547 db_shader_control |= S_02880C_MASK_EXPORT_ENABLE(mask_export);
2548 if (rshader->uses_kill)
2549 db_shader_control |= S_02880C_KILL_ENABLE(1);
2550
2551 exports_ps = 0;
2552 for (i = 0; i < rshader->noutput; i++) {
2553 if (rshader->output[i].name == TGSI_SEMANTIC_POSITION ||
2554 rshader->output[i].name == TGSI_SEMANTIC_STENCIL ||
2555 rshader->output[i].name == TGSI_SEMANTIC_SAMPLEMASK) {
2556 exports_ps |= 1;
2557 }
2558 }
2559 num_cout = rshader->nr_ps_color_exports;
2560 exports_ps |= S_028854_EXPORT_COLORS(num_cout);
2561 if (!exports_ps) {
2562 /* always at least export 1 component per pixel */
2563 exports_ps = 2;
2564 }
2565
2566 shader->nr_ps_color_outputs = num_cout;
2567
2568 spi_ps_in_control_0 = S_0286CC_NUM_INTERP(rshader->ninput) |
2569 S_0286CC_PERSP_GRADIENT_ENA(1)|
2570 S_0286CC_LINEAR_GRADIENT_ENA(need_linear);
2571 spi_input_z = 0;
2572 if (pos_index != -1) {
2573 spi_ps_in_control_0 |= (S_0286CC_POSITION_ENA(1) |
2574 S_0286CC_POSITION_CENTROID(rshader->input[pos_index].interpolate_location == TGSI_INTERPOLATE_LOC_CENTROID) |
2575 S_0286CC_POSITION_ADDR(rshader->input[pos_index].gpr) |
2576 S_0286CC_BARYC_SAMPLE_CNTL(1)) |
2577 S_0286CC_POSITION_SAMPLE(rshader->input[pos_index].interpolate_location == TGSI_INTERPOLATE_LOC_SAMPLE);
2578 spi_input_z |= S_0286D8_PROVIDE_Z_TO_SPI(1);
2579 }
2580
2581 spi_ps_in_control_1 = 0;
2582 if (face_index != -1) {
2583 spi_ps_in_control_1 |= S_0286D0_FRONT_FACE_ENA(1) |
2584 S_0286D0_FRONT_FACE_ADDR(rshader->input[face_index].gpr);
2585 }
2586 if (fixed_pt_position_index != -1) {
2587 spi_ps_in_control_1 |= S_0286D0_FIXED_PT_POSITION_ENA(1) |
2588 S_0286D0_FIXED_PT_POSITION_ADDR(rshader->input[fixed_pt_position_index].gpr);
2589 }
2590
2591 /* HW bug in original R600 */
2592 if (rctx->b.family == CHIP_R600)
2593 ufi = 1;
2594
2595 r600_store_context_reg_seq(cb, R_0286CC_SPI_PS_IN_CONTROL_0, 2);
2596 r600_store_value(cb, spi_ps_in_control_0); /* R_0286CC_SPI_PS_IN_CONTROL_0 */
2597 r600_store_value(cb, spi_ps_in_control_1); /* R_0286D0_SPI_PS_IN_CONTROL_1 */
2598
2599 r600_store_context_reg(cb, R_0286D8_SPI_INPUT_Z, spi_input_z);
2600
2601 r600_store_context_reg_seq(cb, R_028850_SQ_PGM_RESOURCES_PS, 2);
2602 r600_store_value(cb, /* R_028850_SQ_PGM_RESOURCES_PS*/
2603 S_028850_NUM_GPRS(rshader->bc.ngpr) |
2604 S_028850_STACK_SIZE(rshader->bc.nstack) |
2605 S_028850_UNCACHED_FIRST_INST(ufi));
2606 r600_store_value(cb, exports_ps); /* R_028854_SQ_PGM_EXPORTS_PS */
2607
2608 r600_store_context_reg(cb, R_028840_SQ_PGM_START_PS, 0);
2609 /* After that, the NOP relocation packet must be emitted (shader->bo, RADEON_USAGE_READ). */
2610
2611 /* only set some bits here, the other bits are set in the dsa state */
2612 shader->db_shader_control = db_shader_control;
2613 shader->ps_depth_export = z_export | stencil_export | mask_export;
2614
2615 shader->sprite_coord_enable = sprite_coord_enable;
2616 if (rctx->rasterizer)
2617 shader->flatshade = rctx->rasterizer->flatshade;
2618 }
2619
2620 void r600_update_vs_state(struct pipe_context *ctx, struct r600_pipe_shader *shader)
2621 {
2622 struct r600_command_buffer *cb = &shader->command_buffer;
2623 struct r600_shader *rshader = &shader->shader;
2624 unsigned spi_vs_out_id[10] = {};
2625 unsigned i, tmp, nparams = 0;
2626
2627 for (i = 0; i < rshader->noutput; i++) {
2628 if (rshader->output[i].spi_sid) {
2629 tmp = rshader->output[i].spi_sid << ((nparams & 3) * 8);
2630 spi_vs_out_id[nparams / 4] |= tmp;
2631 nparams++;
2632 }
2633 }
2634
2635 r600_init_command_buffer(cb, 32);
2636
2637 r600_store_context_reg_seq(cb, R_028614_SPI_VS_OUT_ID_0, 10);
2638 for (i = 0; i < 10; i++) {
2639 r600_store_value(cb, spi_vs_out_id[i]);
2640 }
2641
2642 /* Certain attributes (position, psize, etc.) don't count as params.
2643 * VS is required to export at least one param and r600_shader_from_tgsi()
2644 * takes care of adding a dummy export.
2645 */
2646 if (nparams < 1)
2647 nparams = 1;
2648
2649 r600_store_context_reg(cb, R_0286C4_SPI_VS_OUT_CONFIG,
2650 S_0286C4_VS_EXPORT_COUNT(nparams - 1));
2651 r600_store_context_reg(cb, R_028868_SQ_PGM_RESOURCES_VS,
2652 S_028868_NUM_GPRS(rshader->bc.ngpr) |
2653 S_028868_STACK_SIZE(rshader->bc.nstack));
2654 if (rshader->vs_position_window_space) {
2655 r600_store_context_reg(cb, R_028818_PA_CL_VTE_CNTL,
2656 S_028818_VTX_XY_FMT(1) | S_028818_VTX_Z_FMT(1));
2657 } else {
2658 r600_store_context_reg(cb, R_028818_PA_CL_VTE_CNTL,
2659 S_028818_VTX_W0_FMT(1) |
2660 S_028818_VPORT_X_SCALE_ENA(1) | S_028818_VPORT_X_OFFSET_ENA(1) |
2661 S_028818_VPORT_Y_SCALE_ENA(1) | S_028818_VPORT_Y_OFFSET_ENA(1) |
2662 S_028818_VPORT_Z_SCALE_ENA(1) | S_028818_VPORT_Z_OFFSET_ENA(1));
2663
2664 }
2665 r600_store_context_reg(cb, R_028858_SQ_PGM_START_VS, 0);
2666 /* After that, the NOP relocation packet must be emitted (shader->bo, RADEON_USAGE_READ). */
2667
2668 shader->pa_cl_vs_out_cntl =
2669 S_02881C_VS_OUT_CCDIST0_VEC_ENA((rshader->clip_dist_write & 0x0F) != 0) |
2670 S_02881C_VS_OUT_CCDIST1_VEC_ENA((rshader->clip_dist_write & 0xF0) != 0) |
2671 S_02881C_VS_OUT_MISC_VEC_ENA(rshader->vs_out_misc_write) |
2672 S_02881C_USE_VTX_POINT_SIZE(rshader->vs_out_point_size) |
2673 S_02881C_USE_VTX_EDGE_FLAG(rshader->vs_out_edgeflag) |
2674 S_02881C_USE_VTX_RENDER_TARGET_INDX(rshader->vs_out_layer) |
2675 S_02881C_USE_VTX_VIEWPORT_INDX(rshader->vs_out_viewport);
2676 }
2677
2678 void r600_update_gs_state(struct pipe_context *ctx, struct r600_pipe_shader *shader)
2679 {
2680 struct r600_context *rctx = (struct r600_context *)ctx;
2681 struct r600_command_buffer *cb = &shader->command_buffer;
2682 struct r600_shader *rshader = &shader->shader;
2683 struct r600_shader *cp_shader = &shader->gs_copy_shader->shader;
2684 unsigned gsvs_itemsize =
2685 (cp_shader->ring_item_sizes[0] * shader->selector->gs_max_out_vertices) >> 2;
2686
2687 r600_init_command_buffer(cb, 64);
2688
2689 /* VGT_GS_MODE is written by r600_emit_shader_stages */
2690 r600_store_context_reg(cb, R_028AB8_VGT_VTX_CNT_EN, 1);
2691
2692 if (rctx->b.chip_class >= R700) {
2693 r600_store_context_reg(cb, R_028B38_VGT_GS_MAX_VERT_OUT,
2694 S_028B38_MAX_VERT_OUT(shader->selector->gs_max_out_vertices));
2695 }
2696 r600_store_context_reg(cb, R_028A6C_VGT_GS_OUT_PRIM_TYPE,
2697 r600_conv_prim_to_gs_out(shader->selector->gs_output_prim));
2698
2699 r600_store_context_reg(cb, R_0288C8_SQ_GS_VERT_ITEMSIZE,
2700 cp_shader->ring_item_sizes[0] >> 2);
2701
2702 r600_store_context_reg(cb, R_0288A8_SQ_ESGS_RING_ITEMSIZE,
2703 (rshader->ring_item_sizes[0]) >> 2);
2704
2705 r600_store_context_reg(cb, R_0288AC_SQ_GSVS_RING_ITEMSIZE,
2706 gsvs_itemsize);
2707
2708 /* FIXME calculate these values somehow ??? */
2709 r600_store_config_reg_seq(cb, R_0088C8_VGT_GS_PER_ES, 2);
2710 r600_store_value(cb, 0x80); /* GS_PER_ES */
2711 r600_store_value(cb, 0x100); /* ES_PER_GS */
2712 r600_store_config_reg_seq(cb, R_0088E8_VGT_GS_PER_VS, 1);
2713 r600_store_value(cb, 0x2); /* GS_PER_VS */
2714
2715 r600_store_context_reg(cb, R_02887C_SQ_PGM_RESOURCES_GS,
2716 S_02887C_NUM_GPRS(rshader->bc.ngpr) |
2717 S_02887C_STACK_SIZE(rshader->bc.nstack));
2718 r600_store_context_reg(cb, R_02886C_SQ_PGM_START_GS, 0);
2719 /* After that, the NOP relocation packet must be emitted (shader->bo, RADEON_USAGE_READ). */
2720 }
2721
2722 void r600_update_es_state(struct pipe_context *ctx, struct r600_pipe_shader *shader)
2723 {
2724 struct r600_command_buffer *cb = &shader->command_buffer;
2725 struct r600_shader *rshader = &shader->shader;
2726
2727 r600_init_command_buffer(cb, 32);
2728
2729 r600_store_context_reg(cb, R_028890_SQ_PGM_RESOURCES_ES,
2730 S_028890_NUM_GPRS(rshader->bc.ngpr) |
2731 S_028890_STACK_SIZE(rshader->bc.nstack));
2732 r600_store_context_reg(cb, R_028880_SQ_PGM_START_ES, 0);
2733 /* After that, the NOP relocation packet must be emitted (shader->bo, RADEON_USAGE_READ). */
2734 }
2735
2736
2737 void *r600_create_resolve_blend(struct r600_context *rctx)
2738 {
2739 struct pipe_blend_state blend;
2740 unsigned i;
2741
2742 memset(&blend, 0, sizeof(blend));
2743 blend.independent_blend_enable = true;
2744 for (i = 0; i < 2; i++) {
2745 blend.rt[i].colormask = 0xf;
2746 blend.rt[i].blend_enable = 1;
2747 blend.rt[i].rgb_func = PIPE_BLEND_ADD;
2748 blend.rt[i].alpha_func = PIPE_BLEND_ADD;
2749 blend.rt[i].rgb_src_factor = PIPE_BLENDFACTOR_ZERO;
2750 blend.rt[i].rgb_dst_factor = PIPE_BLENDFACTOR_ZERO;
2751 blend.rt[i].alpha_src_factor = PIPE_BLENDFACTOR_ZERO;
2752 blend.rt[i].alpha_dst_factor = PIPE_BLENDFACTOR_ZERO;
2753 }
2754 return r600_create_blend_state_mode(&rctx->b.b, &blend, V_028808_SPECIAL_RESOLVE_BOX);
2755 }
2756
2757 void *r700_create_resolve_blend(struct r600_context *rctx)
2758 {
2759 struct pipe_blend_state blend;
2760
2761 memset(&blend, 0, sizeof(blend));
2762 blend.independent_blend_enable = true;
2763 blend.rt[0].colormask = 0xf;
2764 return r600_create_blend_state_mode(&rctx->b.b, &blend, V_028808_SPECIAL_RESOLVE_BOX);
2765 }
2766
2767 void *r600_create_decompress_blend(struct r600_context *rctx)
2768 {
2769 struct pipe_blend_state blend;
2770
2771 memset(&blend, 0, sizeof(blend));
2772 blend.independent_blend_enable = true;
2773 blend.rt[0].colormask = 0xf;
2774 return r600_create_blend_state_mode(&rctx->b.b, &blend, V_028808_SPECIAL_EXPAND_SAMPLES);
2775 }
2776
2777 void *r600_create_db_flush_dsa(struct r600_context *rctx)
2778 {
2779 struct pipe_depth_stencil_alpha_state dsa;
2780 boolean quirk = false;
2781
2782 if (rctx->b.family == CHIP_RV610 || rctx->b.family == CHIP_RV630 ||
2783 rctx->b.family == CHIP_RV620 || rctx->b.family == CHIP_RV635)
2784 quirk = true;
2785
2786 memset(&dsa, 0, sizeof(dsa));
2787
2788 if (quirk) {
2789 dsa.depth.enabled = 1;
2790 dsa.depth.func = PIPE_FUNC_LEQUAL;
2791 dsa.stencil[0].enabled = 1;
2792 dsa.stencil[0].func = PIPE_FUNC_ALWAYS;
2793 dsa.stencil[0].zpass_op = PIPE_STENCIL_OP_KEEP;
2794 dsa.stencil[0].zfail_op = PIPE_STENCIL_OP_INCR;
2795 dsa.stencil[0].writemask = 0xff;
2796 }
2797
2798 return rctx->b.b.create_depth_stencil_alpha_state(&rctx->b.b, &dsa);
2799 }
2800
2801 void r600_update_db_shader_control(struct r600_context * rctx)
2802 {
2803 bool dual_export;
2804 unsigned db_shader_control;
2805 uint8_t ps_conservative_z;
2806
2807 if (!rctx->ps_shader) {
2808 return;
2809 }
2810
2811 dual_export = rctx->framebuffer.export_16bpc &&
2812 !rctx->ps_shader->current->ps_depth_export;
2813
2814 db_shader_control = rctx->ps_shader->current->db_shader_control |
2815 S_02880C_DUAL_EXPORT_ENABLE(dual_export);
2816
2817 ps_conservative_z = rctx->ps_shader->current->shader.ps_conservative_z;
2818
2819 /* When alpha test is enabled we can't trust the hw to make the proper
2820 * decision on the order in which ztest should be run related to fragment
2821 * shader execution.
2822 *
2823 * If alpha test is enabled perform z test after fragment. RE_Z (early
2824 * z test but no write to the zbuffer) seems to cause lockup on r6xx/r7xx
2825 */
2826 if (rctx->alphatest_state.sx_alpha_test_control) {
2827 db_shader_control |= S_02880C_Z_ORDER(V_02880C_LATE_Z);
2828 } else {
2829 db_shader_control |= S_02880C_Z_ORDER(V_02880C_EARLY_Z_THEN_LATE_Z);
2830 }
2831
2832 if (db_shader_control != rctx->db_misc_state.db_shader_control ||
2833 ps_conservative_z != rctx->db_misc_state.ps_conservative_z) {
2834 rctx->db_misc_state.db_shader_control = db_shader_control;
2835 rctx->db_misc_state.ps_conservative_z = ps_conservative_z;
2836 r600_mark_atom_dirty(rctx, &rctx->db_misc_state.atom);
2837 }
2838 }
2839
2840 static inline unsigned r600_array_mode(unsigned mode)
2841 {
2842 switch (mode) {
2843 case RADEON_SURF_MODE_LINEAR_ALIGNED: return V_0280A0_ARRAY_LINEAR_ALIGNED;
2844 break;
2845 case RADEON_SURF_MODE_1D: return V_0280A0_ARRAY_1D_TILED_THIN1;
2846 break;
2847 case RADEON_SURF_MODE_2D: return V_0280A0_ARRAY_2D_TILED_THIN1;
2848 default:
2849 case RADEON_SURF_MODE_LINEAR: return V_0280A0_ARRAY_LINEAR_GENERAL;
2850 }
2851 }
2852
2853 static boolean r600_dma_copy_tile(struct r600_context *rctx,
2854 struct pipe_resource *dst,
2855 unsigned dst_level,
2856 unsigned dst_x,
2857 unsigned dst_y,
2858 unsigned dst_z,
2859 struct pipe_resource *src,
2860 unsigned src_level,
2861 unsigned src_x,
2862 unsigned src_y,
2863 unsigned src_z,
2864 unsigned copy_height,
2865 unsigned pitch,
2866 unsigned bpp)
2867 {
2868 struct radeon_winsys_cs *cs = rctx->b.dma.cs;
2869 struct r600_texture *rsrc = (struct r600_texture*)src;
2870 struct r600_texture *rdst = (struct r600_texture*)dst;
2871 unsigned array_mode, lbpp, pitch_tile_max, slice_tile_max, size;
2872 unsigned ncopy, height, cheight, detile, i, x, y, z, src_mode, dst_mode;
2873 uint64_t base, addr;
2874
2875 dst_mode = rdst->surface.level[dst_level].mode;
2876 src_mode = rsrc->surface.level[src_level].mode;
2877 /* downcast linear aligned to linear to simplify test */
2878 src_mode = src_mode == RADEON_SURF_MODE_LINEAR_ALIGNED ? RADEON_SURF_MODE_LINEAR : src_mode;
2879 dst_mode = dst_mode == RADEON_SURF_MODE_LINEAR_ALIGNED ? RADEON_SURF_MODE_LINEAR : dst_mode;
2880 assert(dst_mode != src_mode);
2881
2882 y = 0;
2883 lbpp = util_logbase2(bpp);
2884 pitch_tile_max = ((pitch / bpp) / 8) - 1;
2885
2886 if (dst_mode == RADEON_SURF_MODE_LINEAR) {
2887 /* T2L */
2888 array_mode = r600_array_mode(src_mode);
2889 slice_tile_max = (rsrc->surface.level[src_level].nblk_x * rsrc->surface.level[src_level].nblk_y) / (8*8);
2890 slice_tile_max = slice_tile_max ? slice_tile_max - 1 : 0;
2891 /* linear height must be the same as the slice tile max height, it's ok even
2892 * if the linear destination/source have smaller heigh as the size of the
2893 * dma packet will be using the copy_height which is always smaller or equal
2894 * to the linear height
2895 */
2896 height = rsrc->surface.level[src_level].npix_y;
2897 detile = 1;
2898 x = src_x;
2899 y = src_y;
2900 z = src_z;
2901 base = rsrc->surface.level[src_level].offset;
2902 addr = rdst->surface.level[dst_level].offset;
2903 addr += rdst->surface.level[dst_level].slice_size * dst_z;
2904 addr += dst_y * pitch + dst_x * bpp;
2905 } else {
2906 /* L2T */
2907 array_mode = r600_array_mode(dst_mode);
2908 slice_tile_max = (rdst->surface.level[dst_level].nblk_x * rdst->surface.level[dst_level].nblk_y) / (8*8);
2909 slice_tile_max = slice_tile_max ? slice_tile_max - 1 : 0;
2910 /* linear height must be the same as the slice tile max height, it's ok even
2911 * if the linear destination/source have smaller heigh as the size of the
2912 * dma packet will be using the copy_height which is always smaller or equal
2913 * to the linear height
2914 */
2915 height = rdst->surface.level[dst_level].npix_y;
2916 detile = 0;
2917 x = dst_x;
2918 y = dst_y;
2919 z = dst_z;
2920 base = rdst->surface.level[dst_level].offset;
2921 addr = rsrc->surface.level[src_level].offset;
2922 addr += rsrc->surface.level[src_level].slice_size * src_z;
2923 addr += src_y * pitch + src_x * bpp;
2924 }
2925 /* check that we are in dw/base alignment constraint */
2926 if (addr % 4 || base % 256) {
2927 return FALSE;
2928 }
2929
2930 /* It's a r6xx/r7xx limitation, the blit must be on 8 boundary for number
2931 * line in the blit. Compute max 8 line we can copy in the size limit
2932 */
2933 cheight = ((R600_DMA_COPY_MAX_SIZE_DW * 4) / pitch) & 0xfffffff8;
2934 ncopy = (copy_height / cheight) + !!(copy_height % cheight);
2935 r600_need_dma_space(&rctx->b, ncopy * 7);
2936
2937 for (i = 0; i < ncopy; i++) {
2938 cheight = cheight > copy_height ? copy_height : cheight;
2939 size = (cheight * pitch) / 4;
2940 /* emit reloc before writing cs so that cs is always in consistent state */
2941 radeon_add_to_buffer_list(&rctx->b, &rctx->b.dma, &rsrc->resource, RADEON_USAGE_READ,
2942 RADEON_PRIO_SDMA_TEXTURE);
2943 radeon_add_to_buffer_list(&rctx->b, &rctx->b.dma, &rdst->resource, RADEON_USAGE_WRITE,
2944 RADEON_PRIO_SDMA_TEXTURE);
2945 cs->buf[cs->cdw++] = DMA_PACKET(DMA_PACKET_COPY, 1, 0, size);
2946 cs->buf[cs->cdw++] = base >> 8;
2947 cs->buf[cs->cdw++] = (detile << 31) | (array_mode << 27) |
2948 (lbpp << 24) | ((height - 1) << 10) |
2949 pitch_tile_max;
2950 cs->buf[cs->cdw++] = (slice_tile_max << 12) | (z << 0);
2951 cs->buf[cs->cdw++] = (x << 3) | (y << 17);
2952 cs->buf[cs->cdw++] = addr & 0xfffffffc;
2953 cs->buf[cs->cdw++] = (addr >> 32UL) & 0xff;
2954 copy_height -= cheight;
2955 addr += cheight * pitch;
2956 y += cheight;
2957 }
2958 return TRUE;
2959 }
2960
2961 static void r600_dma_copy(struct pipe_context *ctx,
2962 struct pipe_resource *dst,
2963 unsigned dst_level,
2964 unsigned dstx, unsigned dsty, unsigned dstz,
2965 struct pipe_resource *src,
2966 unsigned src_level,
2967 const struct pipe_box *src_box)
2968 {
2969 struct r600_context *rctx = (struct r600_context *)ctx;
2970 struct r600_texture *rsrc = (struct r600_texture*)src;
2971 struct r600_texture *rdst = (struct r600_texture*)dst;
2972 unsigned dst_pitch, src_pitch, bpp, dst_mode, src_mode, copy_height;
2973 unsigned src_w, dst_w;
2974 unsigned src_x, src_y;
2975 unsigned dst_x = dstx, dst_y = dsty, dst_z = dstz;
2976
2977 if (rctx->b.dma.cs == NULL) {
2978 goto fallback;
2979 }
2980
2981 if (dst->target == PIPE_BUFFER && src->target == PIPE_BUFFER) {
2982 if (dst_x % 4 || src_box->x % 4 || src_box->width % 4)
2983 goto fallback;
2984
2985 r600_dma_copy_buffer(rctx, dst, src, dst_x, src_box->x, src_box->width);
2986 return;
2987 }
2988
2989 if (src->format != dst->format || src_box->depth > 1) {
2990 goto fallback;
2991 }
2992
2993 src_x = util_format_get_nblocksx(src->format, src_box->x);
2994 dst_x = util_format_get_nblocksx(src->format, dst_x);
2995 src_y = util_format_get_nblocksy(src->format, src_box->y);
2996 dst_y = util_format_get_nblocksy(src->format, dst_y);
2997
2998 bpp = rdst->surface.bpe;
2999 dst_pitch = rdst->surface.level[dst_level].pitch_bytes;
3000 src_pitch = rsrc->surface.level[src_level].pitch_bytes;
3001 src_w = rsrc->surface.level[src_level].npix_x;
3002 dst_w = rdst->surface.level[dst_level].npix_x;
3003 copy_height = src_box->height / rsrc->surface.blk_h;
3004
3005 dst_mode = rdst->surface.level[dst_level].mode;
3006 src_mode = rsrc->surface.level[src_level].mode;
3007 /* downcast linear aligned to linear to simplify test */
3008 src_mode = src_mode == RADEON_SURF_MODE_LINEAR_ALIGNED ? RADEON_SURF_MODE_LINEAR : src_mode;
3009 dst_mode = dst_mode == RADEON_SURF_MODE_LINEAR_ALIGNED ? RADEON_SURF_MODE_LINEAR : dst_mode;
3010
3011 if (src_pitch != dst_pitch || src_box->x || dst_x || src_w != dst_w) {
3012 /* strict requirement on r6xx/r7xx */
3013 goto fallback;
3014 }
3015 /* lot of constraint on alignment this should capture them all */
3016 if (src_pitch % 8 || src_box->y % 8 || dst_y % 8) {
3017 goto fallback;
3018 }
3019
3020 if (src_mode == dst_mode) {
3021 uint64_t dst_offset, src_offset, size;
3022
3023 /* simple dma blit would do NOTE code here assume :
3024 * src_box.x/y == 0
3025 * dst_x/y == 0
3026 * dst_pitch == src_pitch
3027 */
3028 src_offset= rsrc->surface.level[src_level].offset;
3029 src_offset += rsrc->surface.level[src_level].slice_size * src_box->z;
3030 src_offset += src_y * src_pitch + src_x * bpp;
3031 dst_offset = rdst->surface.level[dst_level].offset;
3032 dst_offset += rdst->surface.level[dst_level].slice_size * dst_z;
3033 dst_offset += dst_y * dst_pitch + dst_x * bpp;
3034 size = src_box->height * src_pitch;
3035 /* must be dw aligned */
3036 if (dst_offset % 4 || src_offset % 4 || size % 4) {
3037 goto fallback;
3038 }
3039 r600_dma_copy_buffer(rctx, dst, src, dst_offset, src_offset, size);
3040 } else {
3041 if (!r600_dma_copy_tile(rctx, dst, dst_level, dst_x, dst_y, dst_z,
3042 src, src_level, src_x, src_y, src_box->z,
3043 copy_height, dst_pitch, bpp)) {
3044 goto fallback;
3045 }
3046 }
3047 return;
3048
3049 fallback:
3050 r600_resource_copy_region(ctx, dst, dst_level, dstx, dsty, dstz,
3051 src, src_level, src_box);
3052 }
3053
3054 void r600_init_state_functions(struct r600_context *rctx)
3055 {
3056 unsigned id = 1;
3057
3058 /* !!!
3059 * To avoid GPU lockup registers must be emited in a specific order
3060 * (no kidding ...). The order below is important and have been
3061 * partialy infered from analyzing fglrx command stream.
3062 *
3063 * Don't reorder atom without carefully checking the effect (GPU lockup
3064 * or piglit regression).
3065 * !!!
3066 */
3067
3068 r600_init_atom(rctx, &rctx->framebuffer.atom, id++, r600_emit_framebuffer_state, 0);
3069
3070 /* shader const */
3071 r600_init_atom(rctx, &rctx->constbuf_state[PIPE_SHADER_VERTEX].atom, id++, r600_emit_vs_constant_buffers, 0);
3072 r600_init_atom(rctx, &rctx->constbuf_state[PIPE_SHADER_GEOMETRY].atom, id++, r600_emit_gs_constant_buffers, 0);
3073 r600_init_atom(rctx, &rctx->constbuf_state[PIPE_SHADER_FRAGMENT].atom, id++, r600_emit_ps_constant_buffers, 0);
3074
3075 /* sampler must be emited before TA_CNTL_AUX otherwise DISABLE_CUBE_WRAP change
3076 * does not take effect (TA_CNTL_AUX emited by r600_emit_seamless_cube_map)
3077 */
3078 r600_init_atom(rctx, &rctx->samplers[PIPE_SHADER_VERTEX].states.atom, id++, r600_emit_vs_sampler_states, 0);
3079 r600_init_atom(rctx, &rctx->samplers[PIPE_SHADER_GEOMETRY].states.atom, id++, r600_emit_gs_sampler_states, 0);
3080 r600_init_atom(rctx, &rctx->samplers[PIPE_SHADER_FRAGMENT].states.atom, id++, r600_emit_ps_sampler_states, 0);
3081 /* resource */
3082 r600_init_atom(rctx, &rctx->samplers[PIPE_SHADER_VERTEX].views.atom, id++, r600_emit_vs_sampler_views, 0);
3083 r600_init_atom(rctx, &rctx->samplers[PIPE_SHADER_GEOMETRY].views.atom, id++, r600_emit_gs_sampler_views, 0);
3084 r600_init_atom(rctx, &rctx->samplers[PIPE_SHADER_FRAGMENT].views.atom, id++, r600_emit_ps_sampler_views, 0);
3085 r600_init_atom(rctx, &rctx->vertex_buffer_state.atom, id++, r600_emit_vertex_buffers, 0);
3086
3087 r600_init_atom(rctx, &rctx->vgt_state.atom, id++, r600_emit_vgt_state, 10);
3088
3089 r600_init_atom(rctx, &rctx->seamless_cube_map.atom, id++, r600_emit_seamless_cube_map, 3);
3090 r600_init_atom(rctx, &rctx->sample_mask.atom, id++, r600_emit_sample_mask, 3);
3091 rctx->sample_mask.sample_mask = ~0;
3092
3093 r600_init_atom(rctx, &rctx->alphatest_state.atom, id++, r600_emit_alphatest_state, 6);
3094 r600_init_atom(rctx, &rctx->blend_color.atom, id++, r600_emit_blend_color, 6);
3095 r600_init_atom(rctx, &rctx->blend_state.atom, id++, r600_emit_cso_state, 0);
3096 r600_init_atom(rctx, &rctx->cb_misc_state.atom, id++, r600_emit_cb_misc_state, 7);
3097 r600_init_atom(rctx, &rctx->clip_misc_state.atom, id++, r600_emit_clip_misc_state, 6);
3098 r600_init_atom(rctx, &rctx->clip_state.atom, id++, r600_emit_clip_state, 26);
3099 r600_init_atom(rctx, &rctx->db_misc_state.atom, id++, r600_emit_db_misc_state, 7);
3100 r600_init_atom(rctx, &rctx->db_state.atom, id++, r600_emit_db_state, 11);
3101 r600_init_atom(rctx, &rctx->dsa_state.atom, id++, r600_emit_cso_state, 0);
3102 r600_init_atom(rctx, &rctx->poly_offset_state.atom, id++, r600_emit_polygon_offset, 6);
3103 r600_init_atom(rctx, &rctx->rasterizer_state.atom, id++, r600_emit_cso_state, 0);
3104 r600_init_atom(rctx, &rctx->scissor.atom, id++, r600_emit_scissor_state, 0);
3105 r600_init_atom(rctx, &rctx->viewport.atom, id++, r600_emit_viewport_state, 0);
3106 r600_init_atom(rctx, &rctx->config_state.atom, id++, r600_emit_config_state, 3);
3107 r600_init_atom(rctx, &rctx->stencil_ref.atom, id++, r600_emit_stencil_ref, 4);
3108 r600_init_atom(rctx, &rctx->vertex_fetch_shader.atom, id++, r600_emit_vertex_fetch_shader, 5);
3109 r600_add_atom(rctx, &rctx->b.render_cond_atom, id++);
3110 r600_add_atom(rctx, &rctx->b.streamout.begin_atom, id++);
3111 r600_add_atom(rctx, &rctx->b.streamout.enable_atom, id++);
3112 r600_init_atom(rctx, &rctx->vertex_shader.atom, id++, r600_emit_shader, 23);
3113 r600_init_atom(rctx, &rctx->pixel_shader.atom, id++, r600_emit_shader, 0);
3114 r600_init_atom(rctx, &rctx->geometry_shader.atom, id++, r600_emit_shader, 0);
3115 r600_init_atom(rctx, &rctx->export_shader.atom, id++, r600_emit_shader, 0);
3116 r600_init_atom(rctx, &rctx->shader_stages.atom, id++, r600_emit_shader_stages, 0);
3117 r600_init_atom(rctx, &rctx->gs_rings.atom, id++, r600_emit_gs_rings, 0);
3118
3119 rctx->b.b.create_blend_state = r600_create_blend_state;
3120 rctx->b.b.create_depth_stencil_alpha_state = r600_create_dsa_state;
3121 rctx->b.b.create_rasterizer_state = r600_create_rs_state;
3122 rctx->b.b.create_sampler_state = r600_create_sampler_state;
3123 rctx->b.b.create_sampler_view = r600_create_sampler_view;
3124 rctx->b.b.set_framebuffer_state = r600_set_framebuffer_state;
3125 rctx->b.b.set_polygon_stipple = r600_set_polygon_stipple;
3126 rctx->b.b.set_min_samples = r600_set_min_samples;
3127 rctx->b.b.set_scissor_states = r600_set_scissor_states;
3128 rctx->b.b.get_sample_position = r600_get_sample_position;
3129 rctx->b.dma_copy = r600_dma_copy;
3130 }
3131 /* this function must be last */