projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
r600g: add support for anisotropic filtering
[mesa.git] / src / gallium / drivers / r600 / r600_state.c
1 /*
2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 */
23
24 /* TODO:
25 * - fix mask for depth control & cull for query
26 */
27 #include <stdio.h>
28 #include <errno.h>
29 #include <pipe/p_defines.h>
30 #include <pipe/p_state.h>
31 #include <pipe/p_context.h>
32 #include <tgsi/tgsi_scan.h>
33 #include <tgsi/tgsi_parse.h>
34 #include <tgsi/tgsi_util.h>
35 #include <util/u_double_list.h>
36 #include <util/u_pack_color.h>
37 #include <util/u_memory.h>
38 #include <util/u_inlines.h>
39 #include <util/u_framebuffer.h>
40 #include "util/u_transfer.h"
41 #include <pipebuffer/pb_buffer.h>
42 #include "r600.h"
43 #include "r600d.h"
44 #include "r600_resource.h"
45 #include "r600_shader.h"
46 #include "r600_pipe.h"
47 #include "r600_state_inlines.h"
48
49 void r600_polygon_offset_update(struct r600_pipe_context *rctx)
50 {
51 struct r600_pipe_state state;
52
53 state.id = R600_PIPE_STATE_POLYGON_OFFSET;
54 state.nregs = 0;
55 if (rctx->rasterizer && rctx->framebuffer.zsbuf) {
56 float offset_units = rctx->rasterizer->offset_units;
57 unsigned offset_db_fmt_cntl = 0, depth;
58
59 switch (rctx->framebuffer.zsbuf->texture->format) {
60 case PIPE_FORMAT_Z24X8_UNORM:
61 case PIPE_FORMAT_Z24_UNORM_S8_USCALED:
62 depth = -24;
63 offset_units *= 2.0f;
64 break;
65 case PIPE_FORMAT_Z32_FLOAT:
66 depth = -23;
67 offset_units *= 1.0f;
68 offset_db_fmt_cntl |= S_028DF8_POLY_OFFSET_DB_IS_FLOAT_FMT(1);
69 break;
70 case PIPE_FORMAT_Z16_UNORM:
71 depth = -16;
72 offset_units *= 4.0f;
73 break;
74 default:
75 return;
76 }
77 /* FIXME some of those reg can be computed with cso */
78 offset_db_fmt_cntl |= S_028DF8_POLY_OFFSET_NEG_NUM_DB_BITS(depth);
79 r600_pipe_state_add_reg(&state,
80 R_028E00_PA_SU_POLY_OFFSET_FRONT_SCALE,
81 fui(rctx->rasterizer->offset_scale), 0xFFFFFFFF, NULL);
82 r600_pipe_state_add_reg(&state,
83 R_028E04_PA_SU_POLY_OFFSET_FRONT_OFFSET,
84 fui(offset_units), 0xFFFFFFFF, NULL);
85 r600_pipe_state_add_reg(&state,
86 R_028E08_PA_SU_POLY_OFFSET_BACK_SCALE,
87 fui(rctx->rasterizer->offset_scale), 0xFFFFFFFF, NULL);
88 r600_pipe_state_add_reg(&state,
89 R_028E0C_PA_SU_POLY_OFFSET_BACK_OFFSET,
90 fui(offset_units), 0xFFFFFFFF, NULL);
91 r600_pipe_state_add_reg(&state,
92 R_028DF8_PA_SU_POLY_OFFSET_DB_FMT_CNTL,
93 offset_db_fmt_cntl, 0xFFFFFFFF, NULL);
94 r600_context_pipe_state_set(&rctx->ctx, &state);
95 }
96 }
97
98 static void r600_set_blend_color(struct pipe_context *ctx,
99 const struct pipe_blend_color *state)
100 {
101 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
102 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
103
104 if (rstate == NULL)
105 return;
106
107 rstate->id = R600_PIPE_STATE_BLEND_COLOR;
108 r600_pipe_state_add_reg(rstate, R_028414_CB_BLEND_RED, fui(state->color[0]), 0xFFFFFFFF, NULL);
109 r600_pipe_state_add_reg(rstate, R_028418_CB_BLEND_GREEN, fui(state->color[1]), 0xFFFFFFFF, NULL);
110 r600_pipe_state_add_reg(rstate, R_02841C_CB_BLEND_BLUE, fui(state->color[2]), 0xFFFFFFFF, NULL);
111 r600_pipe_state_add_reg(rstate, R_028420_CB_BLEND_ALPHA, fui(state->color[3]), 0xFFFFFFFF, NULL);
112 free(rctx->states[R600_PIPE_STATE_BLEND_COLOR]);
113 rctx->states[R600_PIPE_STATE_BLEND_COLOR] = rstate;
114 r600_context_pipe_state_set(&rctx->ctx, rstate);
115 }
116
117 static void *r600_create_blend_state(struct pipe_context *ctx,
118 const struct pipe_blend_state *state)
119 {
120 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
121 struct r600_pipe_blend *blend = CALLOC_STRUCT(r600_pipe_blend);
122 struct r600_pipe_state *rstate;
123 u32 color_control = 0, target_mask;
124
125 if (blend == NULL) {
126 return NULL;
127 }
128 rstate = &blend->rstate;
129
130 rstate->id = R600_PIPE_STATE_BLEND;
131
132 target_mask = 0;
133
134 /* R600 does not support per-MRT blends */
135 if (rctx->family > CHIP_R600)
136 color_control |= S_028808_PER_MRT_BLEND(1);
137 if (state->logicop_enable) {
138 color_control |= (state->logicop_func << 16) | (state->logicop_func << 20);
139 } else {
140 color_control |= (0xcc << 16);
141 }
142 /* we pretend 8 buffer are used, CB_SHADER_MASK will disable unused one */
143 if (state->independent_blend_enable) {
144 for (int i = 0; i < 8; i++) {
145 if (state->rt[i].blend_enable) {
146 color_control |= S_028808_TARGET_BLEND_ENABLE(1 << i);
147 }
148 target_mask |= (state->rt[i].colormask << (4 * i));
149 }
150 } else {
151 for (int i = 0; i < 8; i++) {
152 if (state->rt[0].blend_enable) {
153 color_control |= S_028808_TARGET_BLEND_ENABLE(1 << i);
154 }
155 target_mask |= (state->rt[0].colormask << (4 * i));
156 }
157 }
158 blend->cb_target_mask = target_mask;
159 /* MULTIWRITE_ENABLE is controlled by r600_pipe_shader_ps(). */
160 r600_pipe_state_add_reg(rstate, R_028808_CB_COLOR_CONTROL,
161 color_control, 0xFFFFFFFD, NULL);
162
163 for (int i = 0; i < 8; i++) {
164 /* state->rt entries > 0 only written if independent blending */
165 const int j = state->independent_blend_enable ? i : 0;
166
167 unsigned eqRGB = state->rt[j].rgb_func;
168 unsigned srcRGB = state->rt[j].rgb_src_factor;
169 unsigned dstRGB = state->rt[j].rgb_dst_factor;
170
171 unsigned eqA = state->rt[j].alpha_func;
172 unsigned srcA = state->rt[j].alpha_src_factor;
173 unsigned dstA = state->rt[j].alpha_dst_factor;
174 uint32_t bc = 0;
175
176 if (!state->rt[j].blend_enable)
177 continue;
178
179 bc |= S_028804_COLOR_COMB_FCN(r600_translate_blend_function(eqRGB));
180 bc |= S_028804_COLOR_SRCBLEND(r600_translate_blend_factor(srcRGB));
181 bc |= S_028804_COLOR_DESTBLEND(r600_translate_blend_factor(dstRGB));
182
183 if (srcA != srcRGB || dstA != dstRGB || eqA != eqRGB) {
184 bc |= S_028804_SEPARATE_ALPHA_BLEND(1);
185 bc |= S_028804_ALPHA_COMB_FCN(r600_translate_blend_function(eqA));
186 bc |= S_028804_ALPHA_SRCBLEND(r600_translate_blend_factor(srcA));
187 bc |= S_028804_ALPHA_DESTBLEND(r600_translate_blend_factor(dstA));
188 }
189
190 /* R600 does not support per-MRT blends */
191 if (rctx->family > CHIP_R600)
192 r600_pipe_state_add_reg(rstate, R_028780_CB_BLEND0_CONTROL + i * 4, bc, 0xFFFFFFFF, NULL);
193 if (i == 0)
194 r600_pipe_state_add_reg(rstate, R_028804_CB_BLEND_CONTROL, bc, 0xFFFFFFFF, NULL);
195 }
196 return rstate;
197 }
198
199 static void *r600_create_dsa_state(struct pipe_context *ctx,
200 const struct pipe_depth_stencil_alpha_state *state)
201 {
202 struct r600_pipe_dsa *dsa = CALLOC_STRUCT(r600_pipe_dsa);
203 unsigned db_depth_control, alpha_test_control, alpha_ref, db_shader_control;
204 unsigned stencil_ref_mask, stencil_ref_mask_bf, db_render_override, db_render_control;
205 struct r600_pipe_state *rstate;
206
207 if (dsa == NULL) {
208 return NULL;
209 }
210
211 rstate = &dsa->rstate;
212
213 rstate->id = R600_PIPE_STATE_DSA;
214 /* depth TODO some of those db_shader_control field depend on shader adjust mask & add it to shader */
215 db_shader_control = S_02880C_Z_ORDER(V_02880C_EARLY_Z_THEN_LATE_Z);
216 stencil_ref_mask = 0;
217 stencil_ref_mask_bf = 0;
218 db_depth_control = S_028800_Z_ENABLE(state->depth.enabled) |
219 S_028800_Z_WRITE_ENABLE(state->depth.writemask) |
220 S_028800_ZFUNC(state->depth.func);
221
222 /* stencil */
223 if (state->stencil[0].enabled) {
224 db_depth_control |= S_028800_STENCIL_ENABLE(1);
225 db_depth_control |= S_028800_STENCILFUNC(r600_translate_ds_func(state->stencil[0].func));
226 db_depth_control |= S_028800_STENCILFAIL(r600_translate_stencil_op(state->stencil[0].fail_op));
227 db_depth_control |= S_028800_STENCILZPASS(r600_translate_stencil_op(state->stencil[0].zpass_op));
228 db_depth_control |= S_028800_STENCILZFAIL(r600_translate_stencil_op(state->stencil[0].zfail_op));
229
230
231 stencil_ref_mask = S_028430_STENCILMASK(state->stencil[0].valuemask) |
232 S_028430_STENCILWRITEMASK(state->stencil[0].writemask);
233 if (state->stencil[1].enabled) {
234 db_depth_control |= S_028800_BACKFACE_ENABLE(1);
235 db_depth_control |= S_028800_STENCILFUNC_BF(r600_translate_ds_func(state->stencil[1].func));
236 db_depth_control |= S_028800_STENCILFAIL_BF(r600_translate_stencil_op(state->stencil[1].fail_op));
237 db_depth_control |= S_028800_STENCILZPASS_BF(r600_translate_stencil_op(state->stencil[1].zpass_op));
238 db_depth_control |= S_028800_STENCILZFAIL_BF(r600_translate_stencil_op(state->stencil[1].zfail_op));
239 stencil_ref_mask_bf = S_028434_STENCILMASK_BF(state->stencil[1].valuemask) |
240 S_028434_STENCILWRITEMASK_BF(state->stencil[1].writemask);
241 }
242 }
243
244 /* alpha */
245 alpha_test_control = 0;
246 alpha_ref = 0;
247 if (state->alpha.enabled) {
248 alpha_test_control = S_028410_ALPHA_FUNC(state->alpha.func);
249 alpha_test_control |= S_028410_ALPHA_TEST_ENABLE(1);
250 alpha_ref = fui(state->alpha.ref_value);
251 }
252 dsa->alpha_ref = alpha_ref;
253
254 /* misc */
255 db_render_control = 0;
256 db_render_override = S_028D10_FORCE_HIZ_ENABLE(V_028D10_FORCE_DISABLE) |
257 S_028D10_FORCE_HIS_ENABLE0(V_028D10_FORCE_DISABLE) |
258 S_028D10_FORCE_HIS_ENABLE1(V_028D10_FORCE_DISABLE);
259 /* TODO db_render_override depends on query */
260 r600_pipe_state_add_reg(rstate, R_028028_DB_STENCIL_CLEAR, 0x00000000, 0xFFFFFFFF, NULL);
261 r600_pipe_state_add_reg(rstate, R_02802C_DB_DEPTH_CLEAR, 0x3F800000, 0xFFFFFFFF, NULL);
262 r600_pipe_state_add_reg(rstate, R_028410_SX_ALPHA_TEST_CONTROL, alpha_test_control, 0xFFFFFFFF, NULL);
263 r600_pipe_state_add_reg(rstate,
264 R_028430_DB_STENCILREFMASK, stencil_ref_mask,
265 0xFFFFFFFF & C_028430_STENCILREF, NULL);
266 r600_pipe_state_add_reg(rstate,
267 R_028434_DB_STENCILREFMASK_BF, stencil_ref_mask_bf,
268 0xFFFFFFFF & C_028434_STENCILREF_BF, NULL);
269 r600_pipe_state_add_reg(rstate, R_0286E0_SPI_FOG_FUNC_SCALE, 0x00000000, 0xFFFFFFFF, NULL);
270 r600_pipe_state_add_reg(rstate, R_0286E4_SPI_FOG_FUNC_BIAS, 0x00000000, 0xFFFFFFFF, NULL);
271 r600_pipe_state_add_reg(rstate, R_0286DC_SPI_FOG_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
272 r600_pipe_state_add_reg(rstate, R_028800_DB_DEPTH_CONTROL, db_depth_control, 0xFFFFFFFF, NULL);
273 /* The DB_SHADER_CONTROL mask is 0xFFFFFFBC since Z_EXPORT_ENABLE,
274 * STENCIL_EXPORT_ENABLE and KILL_ENABLE are controlled by
275 * r600_pipe_shader_ps().*/
276 r600_pipe_state_add_reg(rstate, R_02880C_DB_SHADER_CONTROL, db_shader_control, 0xFFFFFFBC, NULL);
277 r600_pipe_state_add_reg(rstate, R_028D0C_DB_RENDER_CONTROL, db_render_control, 0xFFFFFFFF, NULL);
278 r600_pipe_state_add_reg(rstate, R_028D10_DB_RENDER_OVERRIDE, db_render_override, 0xFFFFFFFF, NULL);
279 r600_pipe_state_add_reg(rstate, R_028D2C_DB_SRESULTS_COMPARE_STATE1, 0x00000000, 0xFFFFFFFF, NULL);
280 r600_pipe_state_add_reg(rstate, R_028D30_DB_PRELOAD_CONTROL, 0x00000000, 0xFFFFFFFF, NULL);
281 r600_pipe_state_add_reg(rstate, R_028D44_DB_ALPHA_TO_MASK, 0x0000AA00, 0xFFFFFFFF, NULL);
282
283 return rstate;
284 }
285
286 static void *r600_create_rs_state(struct pipe_context *ctx,
287 const struct pipe_rasterizer_state *state)
288 {
289 struct r600_pipe_rasterizer *rs = CALLOC_STRUCT(r600_pipe_rasterizer);
290 struct r600_pipe_state *rstate;
291 unsigned tmp;
292 unsigned prov_vtx = 1, polygon_dual_mode;
293 unsigned clip_rule;
294
295 if (rs == NULL) {
296 return NULL;
297 }
298
299 rstate = &rs->rstate;
300 rs->flatshade = state->flatshade;
301 rs->sprite_coord_enable = state->sprite_coord_enable;
302
303 clip_rule = state->scissor ? 0xAAAA : 0xFFFF;
304 /* offset */
305 rs->offset_units = state->offset_units;
306 rs->offset_scale = state->offset_scale * 12.0f;
307
308 rstate->id = R600_PIPE_STATE_RASTERIZER;
309 if (state->flatshade_first)
310 prov_vtx = 0;
311 tmp = S_0286D4_FLAT_SHADE_ENA(1);
312 if (state->sprite_coord_enable) {
313 tmp |= S_0286D4_PNT_SPRITE_ENA(1) |
314 S_0286D4_PNT_SPRITE_OVRD_X(2) |
315 S_0286D4_PNT_SPRITE_OVRD_Y(3) |
316 S_0286D4_PNT_SPRITE_OVRD_Z(0) |
317 S_0286D4_PNT_SPRITE_OVRD_W(1);
318 if (state->sprite_coord_mode != PIPE_SPRITE_COORD_UPPER_LEFT) {
319 tmp |= S_0286D4_PNT_SPRITE_TOP_1(1);
320 }
321 }
322 r600_pipe_state_add_reg(rstate, R_0286D4_SPI_INTERP_CONTROL_0, tmp, 0xFFFFFFFF, NULL);
323
324 polygon_dual_mode = (state->fill_front != PIPE_POLYGON_MODE_FILL ||
325 state->fill_back != PIPE_POLYGON_MODE_FILL);
326 r600_pipe_state_add_reg(rstate, R_028814_PA_SU_SC_MODE_CNTL,
327 S_028814_PROVOKING_VTX_LAST(prov_vtx) |
328 S_028814_CULL_FRONT((state->cull_face & PIPE_FACE_FRONT) ? 1 : 0) |
329 S_028814_CULL_BACK((state->cull_face & PIPE_FACE_BACK) ? 1 : 0) |
330 S_028814_FACE(!state->front_ccw) |
331 S_028814_POLY_OFFSET_FRONT_ENABLE(state->offset_tri) |
332 S_028814_POLY_OFFSET_BACK_ENABLE(state->offset_tri) |
333 S_028814_POLY_OFFSET_PARA_ENABLE(state->offset_tri) |
334 S_028814_POLY_MODE(polygon_dual_mode) |
335 S_028814_POLYMODE_FRONT_PTYPE(r600_translate_fill(state->fill_front)) |
336 S_028814_POLYMODE_BACK_PTYPE(r600_translate_fill(state->fill_back)), 0xFFFFFFFF, NULL);
337 r600_pipe_state_add_reg(rstate, R_02881C_PA_CL_VS_OUT_CNTL,
338 S_02881C_USE_VTX_POINT_SIZE(state->point_size_per_vertex) |
339 S_02881C_VS_OUT_MISC_VEC_ENA(state->point_size_per_vertex), 0xFFFFFFFF, NULL);
340 r600_pipe_state_add_reg(rstate, R_028820_PA_CL_NANINF_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
341 /* point size 12.4 fixed point */
342 tmp = (unsigned)(state->point_size * 8.0);
343 r600_pipe_state_add_reg(rstate, R_028A00_PA_SU_POINT_SIZE, S_028A00_HEIGHT(tmp) | S_028A00_WIDTH(tmp), 0xFFFFFFFF, NULL);
344 r600_pipe_state_add_reg(rstate, R_028A04_PA_SU_POINT_MINMAX, 0x80000000, 0xFFFFFFFF, NULL);
345
346 tmp = (unsigned)state->line_width * 8;
347 r600_pipe_state_add_reg(rstate, R_028A08_PA_SU_LINE_CNTL, S_028A08_WIDTH(tmp), 0xFFFFFFFF, NULL);
348
349 r600_pipe_state_add_reg(rstate, R_028A0C_PA_SC_LINE_STIPPLE, 0x00000005, 0xFFFFFFFF, NULL);
350 r600_pipe_state_add_reg(rstate, R_028A48_PA_SC_MPASS_PS_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
351 r600_pipe_state_add_reg(rstate, R_028C00_PA_SC_LINE_CNTL, 0x00000400, 0xFFFFFFFF, NULL);
352
353 r600_pipe_state_add_reg(rstate, R_028C08_PA_SU_VTX_CNTL,
354 S_028C08_PIX_CENTER_HALF(state->gl_rasterization_rules),
355 0xFFFFFFFF, NULL);
356
357 r600_pipe_state_add_reg(rstate, R_028C0C_PA_CL_GB_VERT_CLIP_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
358 r600_pipe_state_add_reg(rstate, R_028C10_PA_CL_GB_VERT_DISC_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
359 r600_pipe_state_add_reg(rstate, R_028C14_PA_CL_GB_HORZ_CLIP_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
360 r600_pipe_state_add_reg(rstate, R_028C18_PA_CL_GB_HORZ_DISC_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
361 r600_pipe_state_add_reg(rstate, R_028DFC_PA_SU_POLY_OFFSET_CLAMP, 0x00000000, 0xFFFFFFFF, NULL);
362 r600_pipe_state_add_reg(rstate, R_02820C_PA_SC_CLIPRECT_RULE, clip_rule, 0xFFFFFFFF, NULL);
363
364 return rstate;
365 }
366
367
368
369 static inline unsigned r600_tex_aniso_filter(unsigned filter)
370 {
371 if (filter <= 1) return 0;
372 if (filter <= 2) return 1;
373 if (filter <= 4) return 2;
374 if (filter <= 8) return 3;
375 /* else */ return 4;
376 }
377
378 static void *r600_create_sampler_state(struct pipe_context *ctx,
379 const struct pipe_sampler_state *state)
380 {
381 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
382 union util_color uc;
383
384 if (rstate == NULL) {
385 return NULL;
386 }
387
388 rstate->id = R600_PIPE_STATE_SAMPLER;
389 util_pack_color(state->border_color, PIPE_FORMAT_B8G8R8A8_UNORM, &uc);
390 unsigned aniso_flag_offset = state->max_anisotropy > 1 ? 4 : 0;
391 r600_pipe_state_add_reg(rstate, R_03C000_SQ_TEX_SAMPLER_WORD0_0,
392 S_03C000_CLAMP_X(r600_tex_wrap(state->wrap_s)) |
393 S_03C000_CLAMP_Y(r600_tex_wrap(state->wrap_t)) |
394 S_03C000_CLAMP_Z(r600_tex_wrap(state->wrap_r)) |
395 S_03C000_XY_MAG_FILTER(r600_tex_filter(state->mag_img_filter) | aniso_flag_offset) |
396 S_03C000_XY_MIN_FILTER(r600_tex_filter(state->min_img_filter) | aniso_flag_offset) |
397 S_03C000_MIP_FILTER(r600_tex_mipfilter(state->min_mip_filter)) |
398 S_03C000_ANISO(r600_tex_aniso_filter(state->max_anisotropy)) |
399 S_03C000_DEPTH_COMPARE_FUNCTION(r600_tex_compare(state->compare_func)) |
400 S_03C000_BORDER_COLOR_TYPE(uc.ui ? V_03C000_SQ_TEX_BORDER_COLOR_REGISTER : 0), 0xFFFFFFFF, NULL);
401 r600_pipe_state_add_reg(rstate, R_03C004_SQ_TEX_SAMPLER_WORD1_0,
402 S_03C004_MIN_LOD(S_FIXED(CLAMP(state->min_lod, 0, 15), 6)) |
403 S_03C004_MAX_LOD(S_FIXED(CLAMP(state->max_lod, 0, 15), 6)) |
404 S_03C004_LOD_BIAS(S_FIXED(CLAMP(state->lod_bias, -16, 16), 6)), 0xFFFFFFFF, NULL);
405 r600_pipe_state_add_reg(rstate, R_03C008_SQ_TEX_SAMPLER_WORD2_0, S_03C008_TYPE(1), 0xFFFFFFFF, NULL);
406 if (uc.ui) {
407 r600_pipe_state_add_reg(rstate, R_00A400_TD_PS_SAMPLER0_BORDER_RED, fui(state->border_color[0]), 0xFFFFFFFF, NULL);
408 r600_pipe_state_add_reg(rstate, R_00A404_TD_PS_SAMPLER0_BORDER_GREEN, fui(state->border_color[1]), 0xFFFFFFFF, NULL);
409 r600_pipe_state_add_reg(rstate, R_00A408_TD_PS_SAMPLER0_BORDER_BLUE, fui(state->border_color[2]), 0xFFFFFFFF, NULL);
410 r600_pipe_state_add_reg(rstate, R_00A40C_TD_PS_SAMPLER0_BORDER_ALPHA, fui(state->border_color[3]), 0xFFFFFFFF, NULL);
411 }
412 return rstate;
413 }
414
415 static struct pipe_sampler_view *r600_create_sampler_view(struct pipe_context *ctx,
416 struct pipe_resource *texture,
417 const struct pipe_sampler_view *state)
418 {
419 struct r600_pipe_sampler_view *resource = CALLOC_STRUCT(r600_pipe_sampler_view);
420 struct r600_pipe_state *rstate;
421 const struct util_format_description *desc;
422 struct r600_resource_texture *tmp;
423 struct r600_resource *rbuffer;
424 unsigned format, endian;
425 uint32_t word4 = 0, yuv_format = 0, pitch = 0;
426 unsigned char swizzle[4], array_mode = 0, tile_type = 0;
427 struct r600_bo *bo[2];
428 unsigned height, depth;
429
430 if (resource == NULL)
431 return NULL;
432 rstate = &resource->state;
433
434 /* initialize base object */
435 resource->base = *state;
436 resource->base.texture = NULL;
437 pipe_reference(NULL, &texture->reference);
438 resource->base.texture = texture;
439 resource->base.reference.count = 1;
440 resource->base.context = ctx;
441
442 swizzle[0] = state->swizzle_r;
443 swizzle[1] = state->swizzle_g;
444 swizzle[2] = state->swizzle_b;
445 swizzle[3] = state->swizzle_a;
446 format = r600_translate_texformat(ctx->screen, state->format,
447 swizzle,
448 &word4, &yuv_format);
449 if (format == ~0) {
450 format = 0;
451 }
452 desc = util_format_description(state->format);
453 if (desc == NULL) {
454 R600_ERR("unknow format %d\n", state->format);
455 }
456 tmp = (struct r600_resource_texture *)texture;
457 if (tmp->depth && !tmp->is_flushing_texture) {
458 r600_texture_depth_flush(ctx, texture, TRUE);
459 tmp = tmp->flushed_depth_texture;
460 }
461 endian = r600_colorformat_endian_swap(format);
462
463 if (tmp->force_int_type) {
464 word4 &= C_038010_NUM_FORMAT_ALL;
465 word4 |= S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_INT);
466 }
467 rbuffer = &tmp->resource;
468 bo[0] = rbuffer->bo;
469 bo[1] = rbuffer->bo;
470 pitch = align(tmp->pitch_in_blocks[0] * util_format_get_blockwidth(state->format), 8);
471 array_mode = tmp->array_mode[0];
472 tile_type = tmp->tile_type;
473
474 height = texture->height0;
475 depth = texture->depth0;
476 if (texture->target == PIPE_TEXTURE_1D_ARRAY) {
477 height = 1;
478 depth = texture->array_size;
479 } else if (texture->target == PIPE_TEXTURE_2D_ARRAY) {
480 depth = texture->array_size;
481 }
482
483 r600_pipe_state_add_reg(rstate, R_038000_RESOURCE0_WORD0,
484 S_038000_DIM(r600_tex_dim(texture->target)) |
485 S_038000_TILE_MODE(array_mode) |
486 S_038000_TILE_TYPE(tile_type) |
487 S_038000_PITCH((pitch / 8) - 1) |
488 S_038000_TEX_WIDTH(texture->width0 - 1), 0xFFFFFFFF, NULL);
489 r600_pipe_state_add_reg(rstate, R_038004_RESOURCE0_WORD1,
490 S_038004_TEX_HEIGHT(height - 1) |
491 S_038004_TEX_DEPTH(depth - 1) |
492 S_038004_DATA_FORMAT(format), 0xFFFFFFFF, NULL);
493 r600_pipe_state_add_reg(rstate, R_038008_RESOURCE0_WORD2,
494 (tmp->offset[0] + r600_bo_offset(bo[0])) >> 8, 0xFFFFFFFF, bo[0]);
495 r600_pipe_state_add_reg(rstate, R_03800C_RESOURCE0_WORD3,
496 (tmp->offset[1] + r600_bo_offset(bo[1])) >> 8, 0xFFFFFFFF, bo[1]);
497 r600_pipe_state_add_reg(rstate, R_038010_RESOURCE0_WORD4,
498 word4 |
499 S_038010_SRF_MODE_ALL(V_038010_SRF_MODE_NO_ZERO) |
500 S_038010_REQUEST_SIZE(1) |
501 S_038010_ENDIAN_SWAP(endian) |
502 S_038010_BASE_LEVEL(state->u.tex.first_level), 0xFFFFFFFF, NULL);
503 r600_pipe_state_add_reg(rstate, R_038014_RESOURCE0_WORD5,
504 S_038014_LAST_LEVEL(state->u.tex.last_level) |
505 S_038014_BASE_ARRAY(state->u.tex.first_layer) |
506 S_038014_LAST_ARRAY(state->u.tex.last_layer), 0xFFFFFFFF, NULL);
507 r600_pipe_state_add_reg(rstate, R_038018_RESOURCE0_WORD6,
508 S_038018_TYPE(V_038010_SQ_TEX_VTX_VALID_TEXTURE) |
509 S_038018_ANISO(4 /* max 16 samples */), 0xFFFFFFFF, NULL);
510
511 return &resource->base;
512 }
513
514 static void r600_set_vs_sampler_view(struct pipe_context *ctx, unsigned count,
515 struct pipe_sampler_view **views)
516 {
517 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
518 struct r600_pipe_sampler_view **resource = (struct r600_pipe_sampler_view **)views;
519
520 for (int i = 0; i < count; i++) {
521 if (resource[i]) {
522 r600_context_pipe_state_set_vs_resource(&rctx->ctx, &resource[i]->state,
523 i + R600_MAX_CONST_BUFFERS);
524 }
525 }
526 }
527
528 static void r600_set_ps_sampler_view(struct pipe_context *ctx, unsigned count,
529 struct pipe_sampler_view **views)
530 {
531 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
532 struct r600_pipe_sampler_view **resource = (struct r600_pipe_sampler_view **)views;
533 int i;
534
535 for (i = 0; i < count; i++) {
536 if (&rctx->ps_samplers.views[i]->base != views[i]) {
537 if (resource[i])
538 r600_context_pipe_state_set_ps_resource(&rctx->ctx, &resource[i]->state,
539 i + R600_MAX_CONST_BUFFERS);
540 else
541 r600_context_pipe_state_set_ps_resource(&rctx->ctx, NULL,
542 i + R600_MAX_CONST_BUFFERS);
543
544 pipe_sampler_view_reference(
545 (struct pipe_sampler_view **)&rctx->ps_samplers.views[i],
546 views[i]);
547
548 }
549 }
550 for (i = count; i < NUM_TEX_UNITS; i++) {
551 if (rctx->ps_samplers.views[i]) {
552 r600_context_pipe_state_set_ps_resource(&rctx->ctx, NULL,
553 i + R600_MAX_CONST_BUFFERS);
554 pipe_sampler_view_reference((struct pipe_sampler_view **)&rctx->ps_samplers.views[i], NULL);
555 }
556 }
557 rctx->ps_samplers.n_views = count;
558 }
559
560 static void r600_bind_ps_sampler(struct pipe_context *ctx, unsigned count, void **states)
561 {
562 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
563 struct r600_pipe_state **rstates = (struct r600_pipe_state **)states;
564
565 memcpy(rctx->ps_samplers.samplers, states, sizeof(void*) * count);
566 rctx->ps_samplers.n_samplers = count;
567
568 for (int i = 0; i < count; i++) {
569 r600_context_pipe_state_set_ps_sampler(&rctx->ctx, rstates[i], i);
570 }
571 }
572
573 static void r600_bind_vs_sampler(struct pipe_context *ctx, unsigned count, void **states)
574 {
575 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
576 struct r600_pipe_state **rstates = (struct r600_pipe_state **)states;
577
578 for (int i = 0; i < count; i++) {
579 r600_context_pipe_state_set_vs_sampler(&rctx->ctx, rstates[i], i);
580 }
581 }
582
583 static void r600_set_clip_state(struct pipe_context *ctx,
584 const struct pipe_clip_state *state)
585 {
586 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
587 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
588
589 if (rstate == NULL)
590 return;
591
592 rctx->clip = *state;
593 rstate->id = R600_PIPE_STATE_CLIP;
594 for (int i = 0; i < state->nr; i++) {
595 r600_pipe_state_add_reg(rstate,
596 R_028E20_PA_CL_UCP0_X + i * 16,
597 fui(state->ucp[i][0]), 0xFFFFFFFF, NULL);
598 r600_pipe_state_add_reg(rstate,
599 R_028E24_PA_CL_UCP0_Y + i * 16,
600 fui(state->ucp[i][1]) , 0xFFFFFFFF, NULL);
601 r600_pipe_state_add_reg(rstate,
602 R_028E28_PA_CL_UCP0_Z + i * 16,
603 fui(state->ucp[i][2]), 0xFFFFFFFF, NULL);
604 r600_pipe_state_add_reg(rstate,
605 R_028E2C_PA_CL_UCP0_W + i * 16,
606 fui(state->ucp[i][3]), 0xFFFFFFFF, NULL);
607 }
608 r600_pipe_state_add_reg(rstate, R_028810_PA_CL_CLIP_CNTL,
609 S_028810_PS_UCP_MODE(3) | ((1 << state->nr) - 1) |
610 S_028810_ZCLIP_NEAR_DISABLE(state->depth_clamp) |
611 S_028810_ZCLIP_FAR_DISABLE(state->depth_clamp), 0xFFFFFFFF, NULL);
612
613 free(rctx->states[R600_PIPE_STATE_CLIP]);
614 rctx->states[R600_PIPE_STATE_CLIP] = rstate;
615 r600_context_pipe_state_set(&rctx->ctx, rstate);
616 }
617
618 static void r600_set_polygon_stipple(struct pipe_context *ctx,
619 const struct pipe_poly_stipple *state)
620 {
621 }
622
623 static void r600_set_sample_mask(struct pipe_context *pipe, unsigned sample_mask)
624 {
625 }
626
627 static void r600_set_scissor_state(struct pipe_context *ctx,
628 const struct pipe_scissor_state *state)
629 {
630 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
631 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
632 u32 tl, br;
633
634 if (rstate == NULL)
635 return;
636
637 rstate->id = R600_PIPE_STATE_SCISSOR;
638 tl = S_028240_TL_X(state->minx) | S_028240_TL_Y(state->miny) | S_028240_WINDOW_OFFSET_DISABLE(1);
639 br = S_028244_BR_X(state->maxx) | S_028244_BR_Y(state->maxy);
640 r600_pipe_state_add_reg(rstate,
641 R_028210_PA_SC_CLIPRECT_0_TL, tl,
642 0xFFFFFFFF, NULL);
643 r600_pipe_state_add_reg(rstate,
644 R_028214_PA_SC_CLIPRECT_0_BR, br,
645 0xFFFFFFFF, NULL);
646 r600_pipe_state_add_reg(rstate,
647 R_028218_PA_SC_CLIPRECT_1_TL, tl,
648 0xFFFFFFFF, NULL);
649 r600_pipe_state_add_reg(rstate,
650 R_02821C_PA_SC_CLIPRECT_1_BR, br,
651 0xFFFFFFFF, NULL);
652 r600_pipe_state_add_reg(rstate,
653 R_028220_PA_SC_CLIPRECT_2_TL, tl,
654 0xFFFFFFFF, NULL);
655 r600_pipe_state_add_reg(rstate,
656 R_028224_PA_SC_CLIPRECT_2_BR, br,
657 0xFFFFFFFF, NULL);
658 r600_pipe_state_add_reg(rstate,
659 R_028228_PA_SC_CLIPRECT_3_TL, tl,
660 0xFFFFFFFF, NULL);
661 r600_pipe_state_add_reg(rstate,
662 R_02822C_PA_SC_CLIPRECT_3_BR, br,
663 0xFFFFFFFF, NULL);
664
665 free(rctx->states[R600_PIPE_STATE_SCISSOR]);
666 rctx->states[R600_PIPE_STATE_SCISSOR] = rstate;
667 r600_context_pipe_state_set(&rctx->ctx, rstate);
668 }
669
670 static void r600_set_stencil_ref(struct pipe_context *ctx,
671 const struct pipe_stencil_ref *state)
672 {
673 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
674 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
675 u32 tmp;
676
677 if (rstate == NULL)
678 return;
679
680 rctx->stencil_ref = *state;
681 rstate->id = R600_PIPE_STATE_STENCIL_REF;
682 tmp = S_028430_STENCILREF(state->ref_value[0]);
683 r600_pipe_state_add_reg(rstate,
684 R_028430_DB_STENCILREFMASK, tmp,
685 ~C_028430_STENCILREF, NULL);
686 tmp = S_028434_STENCILREF_BF(state->ref_value[1]);
687 r600_pipe_state_add_reg(rstate,
688 R_028434_DB_STENCILREFMASK_BF, tmp,
689 ~C_028434_STENCILREF_BF, NULL);
690
691 free(rctx->states[R600_PIPE_STATE_STENCIL_REF]);
692 rctx->states[R600_PIPE_STATE_STENCIL_REF] = rstate;
693 r600_context_pipe_state_set(&rctx->ctx, rstate);
694 }
695
696 static void r600_set_viewport_state(struct pipe_context *ctx,
697 const struct pipe_viewport_state *state)
698 {
699 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
700 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
701
702 if (rstate == NULL)
703 return;
704
705 rctx->viewport = *state;
706 rstate->id = R600_PIPE_STATE_VIEWPORT;
707 r600_pipe_state_add_reg(rstate, R_0282D0_PA_SC_VPORT_ZMIN_0, 0x00000000, 0xFFFFFFFF, NULL);
708 r600_pipe_state_add_reg(rstate, R_0282D4_PA_SC_VPORT_ZMAX_0, 0x3F800000, 0xFFFFFFFF, NULL);
709 r600_pipe_state_add_reg(rstate, R_02843C_PA_CL_VPORT_XSCALE_0, fui(state->scale[0]), 0xFFFFFFFF, NULL);
710 r600_pipe_state_add_reg(rstate, R_028444_PA_CL_VPORT_YSCALE_0, fui(state->scale[1]), 0xFFFFFFFF, NULL);
711 r600_pipe_state_add_reg(rstate, R_02844C_PA_CL_VPORT_ZSCALE_0, fui(state->scale[2]), 0xFFFFFFFF, NULL);
712 r600_pipe_state_add_reg(rstate, R_028440_PA_CL_VPORT_XOFFSET_0, fui(state->translate[0]), 0xFFFFFFFF, NULL);
713 r600_pipe_state_add_reg(rstate, R_028448_PA_CL_VPORT_YOFFSET_0, fui(state->translate[1]), 0xFFFFFFFF, NULL);
714 r600_pipe_state_add_reg(rstate, R_028450_PA_CL_VPORT_ZOFFSET_0, fui(state->translate[2]), 0xFFFFFFFF, NULL);
715 r600_pipe_state_add_reg(rstate, R_028818_PA_CL_VTE_CNTL, 0x0000043F, 0xFFFFFFFF, NULL);
716
717 free(rctx->states[R600_PIPE_STATE_VIEWPORT]);
718 rctx->states[R600_PIPE_STATE_VIEWPORT] = rstate;
719 r600_context_pipe_state_set(&rctx->ctx, rstate);
720 }
721
722 static void r600_cb(struct r600_pipe_context *rctx, struct r600_pipe_state *rstate,
723 const struct pipe_framebuffer_state *state, int cb)
724 {
725 struct r600_resource_texture *rtex;
726 struct r600_resource *rbuffer;
727 struct r600_surface *surf;
728 unsigned level = state->cbufs[cb]->u.tex.level;
729 unsigned pitch, slice;
730 unsigned color_info;
731 unsigned format, swap, ntype, endian;
732 unsigned offset;
733 const struct util_format_description *desc;
734 struct r600_bo *bo[3];
735 int i;
736
737 surf = (struct r600_surface *)state->cbufs[cb];
738 rtex = (struct r600_resource_texture*)state->cbufs[cb]->texture;
739
740 if (rtex->depth && !rtex->is_flushing_texture) {
741 r600_texture_depth_flush(&rctx->context, state->cbufs[cb]->texture, TRUE);
742 rtex = rtex->flushed_depth_texture;
743 }
744
745 rbuffer = &rtex->resource;
746 bo[0] = rbuffer->bo;
747 bo[1] = rbuffer->bo;
748 bo[2] = rbuffer->bo;
749
750 /* XXX quite sure for dx10+ hw don't need any offset hacks */
751 offset = r600_texture_get_offset(rtex,
752 level, state->cbufs[cb]->u.tex.first_layer);
753 pitch = rtex->pitch_in_blocks[level] / 8 - 1;
754 slice = rtex->pitch_in_blocks[level] * surf->aligned_height / 64 - 1;
755 desc = util_format_description(surf->base.format);
756
757 for (i = 0; i < 4; i++) {
758 if (desc->channel[i].type != UTIL_FORMAT_TYPE_VOID) {
759 break;
760 }
761 }
762 ntype = V_0280A0_NUMBER_UNORM;
763 if (desc->colorspace == UTIL_FORMAT_COLORSPACE_SRGB)
764 ntype = V_0280A0_NUMBER_SRGB;
765 else if (desc->channel[i].type == UTIL_FORMAT_TYPE_SIGNED)
766 ntype = V_0280A0_NUMBER_SNORM;
767
768 format = r600_translate_colorformat(surf->base.format);
769 swap = r600_translate_colorswap(surf->base.format);
770 if(rbuffer->b.b.b.usage == PIPE_USAGE_STAGING) {
771 endian = ENDIAN_NONE;
772 } else {
773 endian = r600_colorformat_endian_swap(format);
774 }
775
776 /* disable when gallium grows int textures */
777 if ((format == FMT_32_32_32_32 || format == FMT_16_16_16_16) && rtex->force_int_type)
778 ntype = V_0280A0_NUMBER_UINT;
779
780 color_info = S_0280A0_FORMAT(format) |
781 S_0280A0_COMP_SWAP(swap) |
782 S_0280A0_ARRAY_MODE(rtex->array_mode[level]) |
783 S_0280A0_BLEND_CLAMP(1) |
784 S_0280A0_NUMBER_TYPE(ntype) |
785 S_0280A0_ENDIAN(endian);
786
787 /* EXPORT_NORM is an optimzation that can be enabled for better
788 * performance in certain cases
789 */
790 if (rctx->family < CHIP_RV770) {
791 /* EXPORT_NORM can be enabled if:
792 * - 11-bit or smaller UNORM/SNORM/SRGB
793 * - BLEND_CLAMP is enabled
794 * - BLEND_FLOAT32 is disabled
795 */
796 if (desc->colorspace != UTIL_FORMAT_COLORSPACE_ZS &&
797 (desc->channel[i].size < 12 &&
798 desc->channel[i].type != UTIL_FORMAT_TYPE_FLOAT &&
799 ntype != V_0280A0_NUMBER_UINT &&
800 ntype != V_0280A0_NUMBER_SINT) &&
801 G_0280A0_BLEND_CLAMP(color_info) &&
802 !G_0280A0_BLEND_FLOAT32(color_info))
803 color_info |= S_0280A0_SOURCE_FORMAT(V_0280A0_EXPORT_NORM);
804 } else {
805 /* EXPORT_NORM can be enabled if:
806 * - 11-bit or smaller UNORM/SNORM/SRGB
807 * - 16-bit or smaller FLOAT
808 */
809 if (desc->colorspace != UTIL_FORMAT_COLORSPACE_ZS &&
810 ((desc->channel[i].size < 12 &&
811 desc->channel[i].type != UTIL_FORMAT_TYPE_FLOAT &&
812 ntype != V_0280A0_NUMBER_UINT && ntype != V_0280A0_NUMBER_SINT) ||
813 (desc->channel[i].size < 17 &&
814 desc->channel[i].type == UTIL_FORMAT_TYPE_FLOAT)))
815 color_info |= S_0280A0_SOURCE_FORMAT(V_0280A0_EXPORT_NORM);
816 }
817
818 r600_pipe_state_add_reg(rstate,
819 R_028040_CB_COLOR0_BASE + cb * 4,
820 (offset + r600_bo_offset(bo[0])) >> 8, 0xFFFFFFFF, bo[0]);
821 r600_pipe_state_add_reg(rstate,
822 R_0280A0_CB_COLOR0_INFO + cb * 4,
823 color_info, 0xFFFFFFFF, bo[0]);
824 r600_pipe_state_add_reg(rstate,
825 R_028060_CB_COLOR0_SIZE + cb * 4,
826 S_028060_PITCH_TILE_MAX(pitch) |
827 S_028060_SLICE_TILE_MAX(slice),
828 0xFFFFFFFF, NULL);
829 r600_pipe_state_add_reg(rstate,
830 R_028080_CB_COLOR0_VIEW + cb * 4,
831 0x00000000, 0xFFFFFFFF, NULL);
832 r600_pipe_state_add_reg(rstate,
833 R_0280E0_CB_COLOR0_FRAG + cb * 4,
834 r600_bo_offset(bo[1]) >> 8, 0xFFFFFFFF, bo[1]);
835 r600_pipe_state_add_reg(rstate,
836 R_0280C0_CB_COLOR0_TILE + cb * 4,
837 r600_bo_offset(bo[2]) >> 8, 0xFFFFFFFF, bo[2]);
838 r600_pipe_state_add_reg(rstate,
839 R_028100_CB_COLOR0_MASK + cb * 4,
840 0x00000000, 0xFFFFFFFF, NULL);
841 }
842
843 static void r600_db(struct r600_pipe_context *rctx, struct r600_pipe_state *rstate,
844 const struct pipe_framebuffer_state *state)
845 {
846 struct r600_resource_texture *rtex;
847 struct r600_resource *rbuffer;
848 struct r600_surface *surf;
849 unsigned level;
850 unsigned pitch, slice, format;
851 unsigned offset;
852
853 if (state->zsbuf == NULL)
854 return;
855
856 level = state->zsbuf->u.tex.level;
857
858 surf = (struct r600_surface *)state->zsbuf;
859 rtex = (struct r600_resource_texture*)state->zsbuf->texture;
860
861 rbuffer = &rtex->resource;
862
863 /* XXX quite sure for dx10+ hw don't need any offset hacks */
864 offset = r600_texture_get_offset((struct r600_resource_texture *)state->zsbuf->texture,
865 level, state->zsbuf->u.tex.first_layer);
866 pitch = rtex->pitch_in_blocks[level] / 8 - 1;
867 slice = rtex->pitch_in_blocks[level] * surf->aligned_height / 64 - 1;
868 format = r600_translate_dbformat(state->zsbuf->texture->format);
869
870 r600_pipe_state_add_reg(rstate, R_02800C_DB_DEPTH_BASE,
871 (offset + r600_bo_offset(rbuffer->bo)) >> 8, 0xFFFFFFFF, rbuffer->bo);
872 r600_pipe_state_add_reg(rstate, R_028000_DB_DEPTH_SIZE,
873 S_028000_PITCH_TILE_MAX(pitch) | S_028000_SLICE_TILE_MAX(slice),
874 0xFFFFFFFF, NULL);
875 r600_pipe_state_add_reg(rstate, R_028004_DB_DEPTH_VIEW, 0x00000000, 0xFFFFFFFF, NULL);
876 r600_pipe_state_add_reg(rstate, R_028010_DB_DEPTH_INFO,
877 S_028010_ARRAY_MODE(rtex->array_mode[level]) | S_028010_FORMAT(format),
878 0xFFFFFFFF, rbuffer->bo);
879 r600_pipe_state_add_reg(rstate, R_028D34_DB_PREFETCH_LIMIT,
880 (surf->aligned_height / 8) - 1, 0xFFFFFFFF, NULL);
881 }
882
883 static void r600_set_framebuffer_state(struct pipe_context *ctx,
884 const struct pipe_framebuffer_state *state)
885 {
886 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
887 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
888 u32 shader_mask, tl, br, shader_control, target_mask;
889
890 if (rstate == NULL)
891 return;
892
893 r600_context_flush_dest_caches(&rctx->ctx);
894 rctx->ctx.num_dest_buffers = state->nr_cbufs;
895
896 /* unreference old buffer and reference new one */
897 rstate->id = R600_PIPE_STATE_FRAMEBUFFER;
898
899 util_copy_framebuffer_state(&rctx->framebuffer, state);
900
901 /* build states */
902 for (int i = 0; i < state->nr_cbufs; i++) {
903 r600_cb(rctx, rstate, state, i);
904 }
905 if (state->zsbuf) {
906 r600_db(rctx, rstate, state);
907 rctx->ctx.num_dest_buffers++;
908 }
909
910 target_mask = 0x00000000;
911 target_mask = 0xFFFFFFFF;
912 shader_mask = 0;
913 shader_control = 0;
914 for (int i = 0; i < state->nr_cbufs; i++) {
915 target_mask ^= 0xf << (i * 4);
916 shader_mask |= 0xf << (i * 4);
917 shader_control |= 1 << i;
918 }
919 tl = S_028240_TL_X(0) | S_028240_TL_Y(0) | S_028240_WINDOW_OFFSET_DISABLE(1);
920 br = S_028244_BR_X(state->width) | S_028244_BR_Y(state->height);
921
922 r600_pipe_state_add_reg(rstate,
923 R_028030_PA_SC_SCREEN_SCISSOR_TL, tl,
924 0xFFFFFFFF, NULL);
925 r600_pipe_state_add_reg(rstate,
926 R_028034_PA_SC_SCREEN_SCISSOR_BR, br,
927 0xFFFFFFFF, NULL);
928 r600_pipe_state_add_reg(rstate,
929 R_028204_PA_SC_WINDOW_SCISSOR_TL, tl,
930 0xFFFFFFFF, NULL);
931 r600_pipe_state_add_reg(rstate,
932 R_028208_PA_SC_WINDOW_SCISSOR_BR, br,
933 0xFFFFFFFF, NULL);
934 r600_pipe_state_add_reg(rstate,
935 R_028240_PA_SC_GENERIC_SCISSOR_TL, tl,
936 0xFFFFFFFF, NULL);
937 r600_pipe_state_add_reg(rstate,
938 R_028244_PA_SC_GENERIC_SCISSOR_BR, br,
939 0xFFFFFFFF, NULL);
940 r600_pipe_state_add_reg(rstate,
941 R_028250_PA_SC_VPORT_SCISSOR_0_TL, tl,
942 0xFFFFFFFF, NULL);
943 r600_pipe_state_add_reg(rstate,
944 R_028254_PA_SC_VPORT_SCISSOR_0_BR, br,
945 0xFFFFFFFF, NULL);
946 r600_pipe_state_add_reg(rstate,
947 R_028200_PA_SC_WINDOW_OFFSET, 0x00000000,
948 0xFFFFFFFF, NULL);
949 if (rctx->family >= CHIP_RV770) {
950 r600_pipe_state_add_reg(rstate,
951 R_028230_PA_SC_EDGERULE, 0xAAAAAAAA,
952 0xFFFFFFFF, NULL);
953 }
954
955 r600_pipe_state_add_reg(rstate, R_0287A0_CB_SHADER_CONTROL,
956 shader_control, 0xFFFFFFFF, NULL);
957 r600_pipe_state_add_reg(rstate, R_028238_CB_TARGET_MASK,
958 0x00000000, target_mask, NULL);
959 r600_pipe_state_add_reg(rstate, R_02823C_CB_SHADER_MASK,
960 shader_mask, 0xFFFFFFFF, NULL);
961 r600_pipe_state_add_reg(rstate, R_028C04_PA_SC_AA_CONFIG,
962 0x00000000, 0xFFFFFFFF, NULL);
963 r600_pipe_state_add_reg(rstate, R_028C1C_PA_SC_AA_SAMPLE_LOCS_MCTX,
964 0x00000000, 0xFFFFFFFF, NULL);
965 r600_pipe_state_add_reg(rstate, R_028C20_PA_SC_AA_SAMPLE_LOCS_8S_WD1_MCTX,
966 0x00000000, 0xFFFFFFFF, NULL);
967 r600_pipe_state_add_reg(rstate, R_028C30_CB_CLRCMP_CONTROL,
968 0x01000000, 0xFFFFFFFF, NULL);
969 r600_pipe_state_add_reg(rstate, R_028C34_CB_CLRCMP_SRC,
970 0x00000000, 0xFFFFFFFF, NULL);
971 r600_pipe_state_add_reg(rstate, R_028C38_CB_CLRCMP_DST,
972 0x000000FF, 0xFFFFFFFF, NULL);
973 r600_pipe_state_add_reg(rstate, R_028C3C_CB_CLRCMP_MSK,
974 0xFFFFFFFF, 0xFFFFFFFF, NULL);
975 r600_pipe_state_add_reg(rstate, R_028C48_PA_SC_AA_MASK,
976 0xFFFFFFFF, 0xFFFFFFFF, NULL);
977
978 free(rctx->states[R600_PIPE_STATE_FRAMEBUFFER]);
979 rctx->states[R600_PIPE_STATE_FRAMEBUFFER] = rstate;
980 r600_context_pipe_state_set(&rctx->ctx, rstate);
981
982 if (state->zsbuf) {
983 r600_polygon_offset_update(rctx);
984 }
985 }
986
987 static void r600_texture_barrier(struct pipe_context *ctx)
988 {
989 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
990
991 r600_context_flush_all(&rctx->ctx, S_0085F0_TC_ACTION_ENA(1) | S_0085F0_CB_ACTION_ENA(1) |
992 S_0085F0_CB0_DEST_BASE_ENA(1) | S_0085F0_CB1_DEST_BASE_ENA(1) |
993 S_0085F0_CB2_DEST_BASE_ENA(1) | S_0085F0_CB3_DEST_BASE_ENA(1) |
994 S_0085F0_CB4_DEST_BASE_ENA(1) | S_0085F0_CB5_DEST_BASE_ENA(1) |
995 S_0085F0_CB6_DEST_BASE_ENA(1) | S_0085F0_CB7_DEST_BASE_ENA(1));
996 }
997
998 void r600_init_state_functions(struct r600_pipe_context *rctx)
999 {
1000 rctx->context.create_blend_state = r600_create_blend_state;
1001 rctx->context.create_depth_stencil_alpha_state = r600_create_dsa_state;
1002 rctx->context.create_fs_state = r600_create_shader_state;
1003 rctx->context.create_rasterizer_state = r600_create_rs_state;
1004 rctx->context.create_sampler_state = r600_create_sampler_state;
1005 rctx->context.create_sampler_view = r600_create_sampler_view;
1006 rctx->context.create_vertex_elements_state = r600_create_vertex_elements;
1007 rctx->context.create_vs_state = r600_create_shader_state;
1008 rctx->context.bind_blend_state = r600_bind_blend_state;
1009 rctx->context.bind_depth_stencil_alpha_state = r600_bind_dsa_state;
1010 rctx->context.bind_fragment_sampler_states = r600_bind_ps_sampler;
1011 rctx->context.bind_fs_state = r600_bind_ps_shader;
1012 rctx->context.bind_rasterizer_state = r600_bind_rs_state;
1013 rctx->context.bind_vertex_elements_state = r600_bind_vertex_elements;
1014 rctx->context.bind_vertex_sampler_states = r600_bind_vs_sampler;
1015 rctx->context.bind_vs_state = r600_bind_vs_shader;
1016 rctx->context.delete_blend_state = r600_delete_state;
1017 rctx->context.delete_depth_stencil_alpha_state = r600_delete_state;
1018 rctx->context.delete_fs_state = r600_delete_ps_shader;
1019 rctx->context.delete_rasterizer_state = r600_delete_rs_state;
1020 rctx->context.delete_sampler_state = r600_delete_state;
1021 rctx->context.delete_vertex_elements_state = r600_delete_vertex_element;
1022 rctx->context.delete_vs_state = r600_delete_vs_shader;
1023 rctx->context.set_blend_color = r600_set_blend_color;
1024 rctx->context.set_clip_state = r600_set_clip_state;
1025 rctx->context.set_constant_buffer = r600_set_constant_buffer;
1026 rctx->context.set_fragment_sampler_views = r600_set_ps_sampler_view;
1027 rctx->context.set_framebuffer_state = r600_set_framebuffer_state;
1028 rctx->context.set_polygon_stipple = r600_set_polygon_stipple;
1029 rctx->context.set_sample_mask = r600_set_sample_mask;
1030 rctx->context.set_scissor_state = r600_set_scissor_state;
1031 rctx->context.set_stencil_ref = r600_set_stencil_ref;
1032 rctx->context.set_vertex_buffers = r600_set_vertex_buffers;
1033 rctx->context.set_index_buffer = r600_set_index_buffer;
1034 rctx->context.set_vertex_sampler_views = r600_set_vs_sampler_view;
1035 rctx->context.set_viewport_state = r600_set_viewport_state;
1036 rctx->context.sampler_view_destroy = r600_sampler_view_destroy;
1037 rctx->context.redefine_user_buffer = u_default_redefine_user_buffer;
1038 rctx->context.texture_barrier = r600_texture_barrier;
1039 }
1040
1041 void r600_init_config(struct r600_pipe_context *rctx)
1042 {
1043 int ps_prio;
1044 int vs_prio;
1045 int gs_prio;
1046 int es_prio;
1047 int num_ps_gprs;
1048 int num_vs_gprs;
1049 int num_gs_gprs;
1050 int num_es_gprs;
1051 int num_temp_gprs;
1052 int num_ps_threads;
1053 int num_vs_threads;
1054 int num_gs_threads;
1055 int num_es_threads;
1056 int num_ps_stack_entries;
1057 int num_vs_stack_entries;
1058 int num_gs_stack_entries;
1059 int num_es_stack_entries;
1060 enum radeon_family family;
1061 struct r600_pipe_state *rstate = &rctx->config;
1062 u32 tmp;
1063
1064 family = r600_get_family(rctx->radeon);
1065 ps_prio = 0;
1066 vs_prio = 1;
1067 gs_prio = 2;
1068 es_prio = 3;
1069 switch (family) {
1070 case CHIP_R600:
1071 num_ps_gprs = 192;
1072 num_vs_gprs = 56;
1073 num_temp_gprs = 4;
1074 num_gs_gprs = 0;
1075 num_es_gprs = 0;
1076 num_ps_threads = 136;
1077 num_vs_threads = 48;
1078 num_gs_threads = 4;
1079 num_es_threads = 4;
1080 num_ps_stack_entries = 128;
1081 num_vs_stack_entries = 128;
1082 num_gs_stack_entries = 0;
1083 num_es_stack_entries = 0;
1084 break;
1085 case CHIP_RV630:
1086 case CHIP_RV635:
1087 num_ps_gprs = 84;
1088 num_vs_gprs = 36;
1089 num_temp_gprs = 4;
1090 num_gs_gprs = 0;
1091 num_es_gprs = 0;
1092 num_ps_threads = 144;
1093 num_vs_threads = 40;
1094 num_gs_threads = 4;
1095 num_es_threads = 4;
1096 num_ps_stack_entries = 40;
1097 num_vs_stack_entries = 40;
1098 num_gs_stack_entries = 32;
1099 num_es_stack_entries = 16;
1100 break;
1101 case CHIP_RV610:
1102 case CHIP_RV620:
1103 case CHIP_RS780:
1104 case CHIP_RS880:
1105 default:
1106 num_ps_gprs = 84;
1107 num_vs_gprs = 36;
1108 num_temp_gprs = 4;
1109 num_gs_gprs = 0;
1110 num_es_gprs = 0;
1111 num_ps_threads = 136;
1112 num_vs_threads = 48;
1113 num_gs_threads = 4;
1114 num_es_threads = 4;
1115 num_ps_stack_entries = 40;
1116 num_vs_stack_entries = 40;
1117 num_gs_stack_entries = 32;
1118 num_es_stack_entries = 16;
1119 break;
1120 case CHIP_RV670:
1121 num_ps_gprs = 144;
1122 num_vs_gprs = 40;
1123 num_temp_gprs = 4;
1124 num_gs_gprs = 0;
1125 num_es_gprs = 0;
1126 num_ps_threads = 136;
1127 num_vs_threads = 48;
1128 num_gs_threads = 4;
1129 num_es_threads = 4;
1130 num_ps_stack_entries = 40;
1131 num_vs_stack_entries = 40;
1132 num_gs_stack_entries = 32;
1133 num_es_stack_entries = 16;
1134 break;
1135 case CHIP_RV770:
1136 num_ps_gprs = 192;
1137 num_vs_gprs = 56;
1138 num_temp_gprs = 4;
1139 num_gs_gprs = 0;
1140 num_es_gprs = 0;
1141 num_ps_threads = 188;
1142 num_vs_threads = 60;
1143 num_gs_threads = 0;
1144 num_es_threads = 0;
1145 num_ps_stack_entries = 256;
1146 num_vs_stack_entries = 256;
1147 num_gs_stack_entries = 0;
1148 num_es_stack_entries = 0;
1149 break;
1150 case CHIP_RV730:
1151 case CHIP_RV740:
1152 num_ps_gprs = 84;
1153 num_vs_gprs = 36;
1154 num_temp_gprs = 4;
1155 num_gs_gprs = 0;
1156 num_es_gprs = 0;
1157 num_ps_threads = 188;
1158 num_vs_threads = 60;
1159 num_gs_threads = 0;
1160 num_es_threads = 0;
1161 num_ps_stack_entries = 128;
1162 num_vs_stack_entries = 128;
1163 num_gs_stack_entries = 0;
1164 num_es_stack_entries = 0;
1165 break;
1166 case CHIP_RV710:
1167 num_ps_gprs = 192;
1168 num_vs_gprs = 56;
1169 num_temp_gprs = 4;
1170 num_gs_gprs = 0;
1171 num_es_gprs = 0;
1172 num_ps_threads = 144;
1173 num_vs_threads = 48;
1174 num_gs_threads = 0;
1175 num_es_threads = 0;
1176 num_ps_stack_entries = 128;
1177 num_vs_stack_entries = 128;
1178 num_gs_stack_entries = 0;
1179 num_es_stack_entries = 0;
1180 break;
1181 }
1182
1183 rstate->id = R600_PIPE_STATE_CONFIG;
1184
1185 /* SQ_CONFIG */
1186 tmp = 0;
1187 switch (family) {
1188 case CHIP_RV610:
1189 case CHIP_RV620:
1190 case CHIP_RS780:
1191 case CHIP_RS880:
1192 case CHIP_RV710:
1193 break;
1194 default:
1195 tmp |= S_008C00_VC_ENABLE(1);
1196 break;
1197 }
1198 tmp |= S_008C00_DX9_CONSTS(0);
1199 tmp |= S_008C00_ALU_INST_PREFER_VECTOR(1);
1200 tmp |= S_008C00_PS_PRIO(ps_prio);
1201 tmp |= S_008C00_VS_PRIO(vs_prio);
1202 tmp |= S_008C00_GS_PRIO(gs_prio);
1203 tmp |= S_008C00_ES_PRIO(es_prio);
1204 r600_pipe_state_add_reg(rstate, R_008C00_SQ_CONFIG, tmp, 0xFFFFFFFF, NULL);
1205
1206 /* SQ_GPR_RESOURCE_MGMT_1 */
1207 tmp = 0;
1208 tmp |= S_008C04_NUM_PS_GPRS(num_ps_gprs);
1209 tmp |= S_008C04_NUM_VS_GPRS(num_vs_gprs);
1210 tmp |= S_008C04_NUM_CLAUSE_TEMP_GPRS(num_temp_gprs);
1211 r600_pipe_state_add_reg(rstate, R_008C04_SQ_GPR_RESOURCE_MGMT_1, tmp, 0xFFFFFFFF, NULL);
1212
1213 /* SQ_GPR_RESOURCE_MGMT_2 */
1214 tmp = 0;
1215 tmp |= S_008C08_NUM_GS_GPRS(num_gs_gprs);
1216 tmp |= S_008C08_NUM_GS_GPRS(num_es_gprs);
1217 r600_pipe_state_add_reg(rstate, R_008C08_SQ_GPR_RESOURCE_MGMT_2, tmp, 0xFFFFFFFF, NULL);
1218
1219 /* SQ_THREAD_RESOURCE_MGMT */
1220 tmp = 0;
1221 tmp |= S_008C0C_NUM_PS_THREADS(num_ps_threads);
1222 tmp |= S_008C0C_NUM_VS_THREADS(num_vs_threads);
1223 tmp |= S_008C0C_NUM_GS_THREADS(num_gs_threads);
1224 tmp |= S_008C0C_NUM_ES_THREADS(num_es_threads);
1225 r600_pipe_state_add_reg(rstate, R_008C0C_SQ_THREAD_RESOURCE_MGMT, tmp, 0xFFFFFFFF, NULL);
1226
1227 /* SQ_STACK_RESOURCE_MGMT_1 */
1228 tmp = 0;
1229 tmp |= S_008C10_NUM_PS_STACK_ENTRIES(num_ps_stack_entries);
1230 tmp |= S_008C10_NUM_VS_STACK_ENTRIES(num_vs_stack_entries);
1231 r600_pipe_state_add_reg(rstate, R_008C10_SQ_STACK_RESOURCE_MGMT_1, tmp, 0xFFFFFFFF, NULL);
1232
1233 /* SQ_STACK_RESOURCE_MGMT_2 */
1234 tmp = 0;
1235 tmp |= S_008C14_NUM_GS_STACK_ENTRIES(num_gs_stack_entries);
1236 tmp |= S_008C14_NUM_ES_STACK_ENTRIES(num_es_stack_entries);
1237 r600_pipe_state_add_reg(rstate, R_008C14_SQ_STACK_RESOURCE_MGMT_2, tmp, 0xFFFFFFFF, NULL);
1238
1239 r600_pipe_state_add_reg(rstate, R_009714_VC_ENHANCE, 0x00000000, 0xFFFFFFFF, NULL);
1240 r600_pipe_state_add_reg(rstate, R_028350_SX_MISC, 0x00000000, 0xFFFFFFFF, NULL);
1241
1242 if (family >= CHIP_RV770) {
1243 r600_pipe_state_add_reg(rstate, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, 0x00004000, 0xFFFFFFFF, NULL);
1244 r600_pipe_state_add_reg(rstate, R_009508_TA_CNTL_AUX, 0x07000002, 0xFFFFFFFF, NULL);
1245 r600_pipe_state_add_reg(rstate, R_009830_DB_DEBUG, 0x00000000, 0xFFFFFFFF, NULL);
1246 r600_pipe_state_add_reg(rstate, R_009838_DB_WATERMARKS, 0x00420204, 0xFFFFFFFF, NULL);
1247 r600_pipe_state_add_reg(rstate, R_0286C8_SPI_THREAD_GROUPING, 0x00000000, 0xFFFFFFFF, NULL);
1248 r600_pipe_state_add_reg(rstate, R_028A4C_PA_SC_MODE_CNTL, 0x00514002, 0xFFFFFFFF, NULL);
1249 } else {
1250 r600_pipe_state_add_reg(rstate, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, 0x00000000, 0xFFFFFFFF, NULL);
1251 r600_pipe_state_add_reg(rstate, R_009508_TA_CNTL_AUX, 0x07000003, 0xFFFFFFFF, NULL);
1252 r600_pipe_state_add_reg(rstate, R_009830_DB_DEBUG, 0x82000000, 0xFFFFFFFF, NULL);
1253 r600_pipe_state_add_reg(rstate, R_009838_DB_WATERMARKS, 0x01020204, 0xFFFFFFFF, NULL);
1254 r600_pipe_state_add_reg(rstate, R_0286C8_SPI_THREAD_GROUPING, 0x00000001, 0xFFFFFFFF, NULL);
1255 r600_pipe_state_add_reg(rstate, R_028A4C_PA_SC_MODE_CNTL, 0x00004012, 0xFFFFFFFF, NULL);
1256 }
1257 r600_pipe_state_add_reg(rstate, R_0288A8_SQ_ESGS_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1258 r600_pipe_state_add_reg(rstate, R_0288AC_SQ_GSVS_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1259 r600_pipe_state_add_reg(rstate, R_0288B0_SQ_ESTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1260 r600_pipe_state_add_reg(rstate, R_0288B4_SQ_GSTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1261 r600_pipe_state_add_reg(rstate, R_0288B8_SQ_VSTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1262 r600_pipe_state_add_reg(rstate, R_0288BC_SQ_PSTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1263 r600_pipe_state_add_reg(rstate, R_0288C0_SQ_FBUF_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1264 r600_pipe_state_add_reg(rstate, R_0288C4_SQ_REDUC_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1265 r600_pipe_state_add_reg(rstate, R_0288C8_SQ_GS_VERT_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1266 r600_pipe_state_add_reg(rstate, R_028A10_VGT_OUTPUT_PATH_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1267 r600_pipe_state_add_reg(rstate, R_028A14_VGT_HOS_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1268 r600_pipe_state_add_reg(rstate, R_028A18_VGT_HOS_MAX_TESS_LEVEL, 0x00000000, 0xFFFFFFFF, NULL);
1269 r600_pipe_state_add_reg(rstate, R_028A1C_VGT_HOS_MIN_TESS_LEVEL, 0x00000000, 0xFFFFFFFF, NULL);
1270 r600_pipe_state_add_reg(rstate, R_028A20_VGT_HOS_REUSE_DEPTH, 0x00000000, 0xFFFFFFFF, NULL);
1271 r600_pipe_state_add_reg(rstate, R_028A24_VGT_GROUP_PRIM_TYPE, 0x00000000, 0xFFFFFFFF, NULL);
1272 r600_pipe_state_add_reg(rstate, R_028A28_VGT_GROUP_FIRST_DECR, 0x00000000, 0xFFFFFFFF, NULL);
1273 r600_pipe_state_add_reg(rstate, R_028A2C_VGT_GROUP_DECR, 0x00000000, 0xFFFFFFFF, NULL);
1274 r600_pipe_state_add_reg(rstate, R_028A30_VGT_GROUP_VECT_0_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1275 r600_pipe_state_add_reg(rstate, R_028A34_VGT_GROUP_VECT_1_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1276 r600_pipe_state_add_reg(rstate, R_028A38_VGT_GROUP_VECT_0_FMT_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1277 r600_pipe_state_add_reg(rstate, R_028A3C_VGT_GROUP_VECT_1_FMT_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1278 r600_pipe_state_add_reg(rstate, R_028A40_VGT_GS_MODE, 0x00000000, 0xFFFFFFFF, NULL);
1279 r600_pipe_state_add_reg(rstate, R_028AB0_VGT_STRMOUT_EN, 0x00000000, 0xFFFFFFFF, NULL);
1280 r600_pipe_state_add_reg(rstate, R_028AB4_VGT_REUSE_OFF, 0x00000001, 0xFFFFFFFF, NULL);
1281 r600_pipe_state_add_reg(rstate, R_028AB8_VGT_VTX_CNT_EN, 0x00000000, 0xFFFFFFFF, NULL);
1282 r600_pipe_state_add_reg(rstate, R_028B20_VGT_STRMOUT_BUFFER_EN, 0x00000000, 0xFFFFFFFF, NULL);
1283
1284 r600_pipe_state_add_reg(rstate, R_02840C_VGT_MULTI_PRIM_IB_RESET_INDX, 0x00000000, 0xFFFFFFFF, NULL);
1285 r600_pipe_state_add_reg(rstate, R_028A84_VGT_PRIMITIVEID_EN, 0x00000000, 0xFFFFFFFF, NULL);
1286 r600_pipe_state_add_reg(rstate, R_028A94_VGT_MULTI_PRIM_IB_RESET_EN, 0x00000000, 0xFFFFFFFF, NULL);
1287 r600_pipe_state_add_reg(rstate, R_028AA0_VGT_INSTANCE_STEP_RATE_0, 0x00000000, 0xFFFFFFFF, NULL);
1288 r600_pipe_state_add_reg(rstate, R_028AA4_VGT_INSTANCE_STEP_RATE_1, 0x00000000, 0xFFFFFFFF, NULL);
1289 r600_context_pipe_state_set(&rctx->ctx, rstate);
1290 }
1291
1292 void r600_pipe_shader_ps(struct pipe_context *ctx, struct r600_pipe_shader *shader)
1293 {
1294 struct r600_pipe_state *rstate = &shader->rstate;
1295 struct r600_shader *rshader = &shader->shader;
1296 unsigned i, exports_ps, num_cout, spi_ps_in_control_0, spi_input_z, spi_ps_in_control_1, db_shader_control;
1297 int pos_index = -1, face_index = -1;
1298
1299 rstate->nregs = 0;
1300
1301 for (i = 0; i < rshader->ninput; i++) {
1302 if (rshader->input[i].name == TGSI_SEMANTIC_POSITION)
1303 pos_index = i;
1304 if (rshader->input[i].name == TGSI_SEMANTIC_FACE)
1305 face_index = i;
1306 }
1307
1308 db_shader_control = 0;
1309 for (i = 0; i < rshader->noutput; i++) {
1310 if (rshader->output[i].name == TGSI_SEMANTIC_POSITION)
1311 db_shader_control |= S_02880C_Z_EXPORT_ENABLE(1);
1312 if (rshader->output[i].name == TGSI_SEMANTIC_STENCIL)
1313 db_shader_control |= S_02880C_STENCIL_REF_EXPORT_ENABLE(1);
1314 }
1315 if (rshader->uses_kill)
1316 db_shader_control |= S_02880C_KILL_ENABLE(1);
1317
1318 exports_ps = 0;
1319 num_cout = 0;
1320 for (i = 0; i < rshader->noutput; i++) {
1321 if (rshader->output[i].name == TGSI_SEMANTIC_POSITION ||
1322 rshader->output[i].name == TGSI_SEMANTIC_STENCIL)
1323 exports_ps |= 1;
1324 else if (rshader->output[i].name == TGSI_SEMANTIC_COLOR) {
1325 num_cout++;
1326 }
1327 }
1328 exports_ps |= S_028854_EXPORT_COLORS(num_cout);
1329 if (!exports_ps) {
1330 /* always at least export 1 component per pixel */
1331 exports_ps = 2;
1332 }
1333
1334 spi_ps_in_control_0 = S_0286CC_NUM_INTERP(rshader->ninput) |
1335 S_0286CC_PERSP_GRADIENT_ENA(1);
1336 spi_input_z = 0;
1337 if (pos_index != -1) {
1338 spi_ps_in_control_0 |= (S_0286CC_POSITION_ENA(1) |
1339 S_0286CC_POSITION_CENTROID(rshader->input[pos_index].centroid) |
1340 S_0286CC_POSITION_ADDR(rshader->input[pos_index].gpr) |
1341 S_0286CC_BARYC_SAMPLE_CNTL(1));
1342 spi_input_z |= 1;
1343 }
1344
1345 spi_ps_in_control_1 = 0;
1346 if (face_index != -1) {
1347 spi_ps_in_control_1 |= S_0286D0_FRONT_FACE_ENA(1) |
1348 S_0286D0_FRONT_FACE_ADDR(rshader->input[face_index].gpr);
1349 }
1350
1351 r600_pipe_state_add_reg(rstate, R_0286CC_SPI_PS_IN_CONTROL_0, spi_ps_in_control_0, 0xFFFFFFFF, NULL);
1352 r600_pipe_state_add_reg(rstate, R_0286D0_SPI_PS_IN_CONTROL_1, spi_ps_in_control_1, 0xFFFFFFFF, NULL);
1353 r600_pipe_state_add_reg(rstate, R_0286D8_SPI_INPUT_Z, spi_input_z, 0xFFFFFFFF, NULL);
1354 r600_pipe_state_add_reg(rstate,
1355 R_028840_SQ_PGM_START_PS,
1356 r600_bo_offset(shader->bo) >> 8, 0xFFFFFFFF, shader->bo);
1357 r600_pipe_state_add_reg(rstate,
1358 R_028850_SQ_PGM_RESOURCES_PS,
1359 S_028868_NUM_GPRS(rshader->bc.ngpr) |
1360 S_028868_STACK_SIZE(rshader->bc.nstack),
1361 0xFFFFFFFF, NULL);
1362 r600_pipe_state_add_reg(rstate,
1363 R_028854_SQ_PGM_EXPORTS_PS,
1364 exports_ps, 0xFFFFFFFF, NULL);
1365 r600_pipe_state_add_reg(rstate,
1366 R_0288CC_SQ_PGM_CF_OFFSET_PS,
1367 0x00000000, 0xFFFFFFFF, NULL);
1368 r600_pipe_state_add_reg(rstate, R_028808_CB_COLOR_CONTROL,
1369 S_028808_MULTIWRITE_ENABLE(!!rshader->fs_write_all),
1370 S_028808_MULTIWRITE_ENABLE(1),
1371 NULL);
1372 /* only set some bits here, the other bits are set in the dsa state */
1373 r600_pipe_state_add_reg(rstate, R_02880C_DB_SHADER_CONTROL,
1374 db_shader_control,
1375 S_02880C_Z_EXPORT_ENABLE(1) |
1376 S_02880C_STENCIL_REF_EXPORT_ENABLE(1) |
1377 S_02880C_KILL_ENABLE(1),
1378 NULL);
1379
1380 r600_pipe_state_add_reg(rstate,
1381 R_03E200_SQ_LOOP_CONST_0, 0x01000FFF,
1382 0xFFFFFFFF, NULL);
1383 }
1384
1385 void r600_pipe_shader_vs(struct pipe_context *ctx, struct r600_pipe_shader *shader)
1386 {
1387 struct r600_pipe_state *rstate = &shader->rstate;
1388 struct r600_shader *rshader = &shader->shader;
1389 unsigned spi_vs_out_id[10];
1390 unsigned i, tmp;
1391
1392 /* clear previous register */
1393 rstate->nregs = 0;
1394
1395 /* so far never got proper semantic id from tgsi */
1396 /* FIXME better to move this in config things so they get emited
1397 * only one time per cs
1398 */
1399 for (i = 0; i < 10; i++) {
1400 spi_vs_out_id[i] = 0;
1401 }
1402 for (i = 0; i < 32; i++) {
1403 tmp = i << ((i & 3) * 8);
1404 spi_vs_out_id[i / 4] |= tmp;
1405 }
1406 for (i = 0; i < 10; i++) {
1407 r600_pipe_state_add_reg(rstate,
1408 R_028614_SPI_VS_OUT_ID_0 + i * 4,
1409 spi_vs_out_id[i], 0xFFFFFFFF, NULL);
1410 }
1411
1412 r600_pipe_state_add_reg(rstate,
1413 R_0286C4_SPI_VS_OUT_CONFIG,
1414 S_0286C4_VS_EXPORT_COUNT(rshader->noutput - 2),
1415 0xFFFFFFFF, NULL);
1416 r600_pipe_state_add_reg(rstate,
1417 R_028868_SQ_PGM_RESOURCES_VS,
1418 S_028868_NUM_GPRS(rshader->bc.ngpr) |
1419 S_028868_STACK_SIZE(rshader->bc.nstack),
1420 0xFFFFFFFF, NULL);
1421 r600_pipe_state_add_reg(rstate,
1422 R_0288D0_SQ_PGM_CF_OFFSET_VS,
1423 0x00000000, 0xFFFFFFFF, NULL);
1424 r600_pipe_state_add_reg(rstate,
1425 R_028858_SQ_PGM_START_VS,
1426 r600_bo_offset(shader->bo) >> 8, 0xFFFFFFFF, shader->bo);
1427
1428 r600_pipe_state_add_reg(rstate,
1429 R_03E200_SQ_LOOP_CONST_0 + (32 * 4), 0x01000FFF,
1430 0xFFFFFFFF, NULL);
1431 }
1432
1433 void r600_fetch_shader(struct r600_vertex_element *ve)
1434 {
1435 struct r600_pipe_state *rstate;
1436
1437 rstate = &ve->rstate;
1438 rstate->id = R600_PIPE_STATE_FETCH_SHADER;
1439 rstate->nregs = 0;
1440 r600_pipe_state_add_reg(rstate, R_0288A4_SQ_PGM_RESOURCES_FS,
1441 0x00000000, 0xFFFFFFFF, NULL);
1442 r600_pipe_state_add_reg(rstate, R_0288DC_SQ_PGM_CF_OFFSET_FS,
1443 0x00000000, 0xFFFFFFFF, NULL);
1444 r600_pipe_state_add_reg(rstate, R_028894_SQ_PGM_START_FS,
1445 r600_bo_offset(ve->fetch_shader) >> 8,
1446 0xFFFFFFFF, ve->fetch_shader);
1447 }
1448
1449 void *r600_create_db_flush_dsa(struct r600_pipe_context *rctx)
1450 {
1451 struct pipe_depth_stencil_alpha_state dsa;
1452 struct r600_pipe_state *rstate;
1453 boolean quirk = false;
1454
1455 if (rctx->family == CHIP_RV610 || rctx->family == CHIP_RV630 ||
1456 rctx->family == CHIP_RV620 || rctx->family == CHIP_RV635)
1457 quirk = true;
1458
1459 memset(&dsa, 0, sizeof(dsa));
1460
1461 if (quirk) {
1462 dsa.depth.enabled = 1;
1463 dsa.depth.func = PIPE_FUNC_LEQUAL;
1464 dsa.stencil[0].enabled = 1;
1465 dsa.stencil[0].func = PIPE_FUNC_ALWAYS;
1466 dsa.stencil[0].zpass_op = PIPE_STENCIL_OP_KEEP;
1467 dsa.stencil[0].zfail_op = PIPE_STENCIL_OP_INCR;
1468 dsa.stencil[0].writemask = 0xff;
1469 }
1470
1471 rstate = rctx->context.create_depth_stencil_alpha_state(&rctx->context, &dsa);
1472 r600_pipe_state_add_reg(rstate,
1473 R_02880C_DB_SHADER_CONTROL,
1474 0x0,
1475 S_02880C_DUAL_EXPORT_ENABLE(1), NULL);
1476 r600_pipe_state_add_reg(rstate,
1477 R_028D0C_DB_RENDER_CONTROL,
1478 S_028D0C_DEPTH_COPY_ENABLE(1) |
1479 S_028D0C_STENCIL_COPY_ENABLE(1) |
1480 S_028D0C_COPY_CENTROID(1),
1481 S_028D0C_DEPTH_COPY_ENABLE(1) |
1482 S_028D0C_STENCIL_COPY_ENABLE(1) |
1483 S_028D0C_COPY_CENTROID(1), NULL);
1484 return rstate;
1485 }
1486
1487 void r600_pipe_set_buffer_resource(struct r600_pipe_context *rctx,
1488 struct r600_pipe_state *rstate,
1489 struct r600_resource *rbuffer,
1490 unsigned offset, unsigned stride)
1491 {
1492 r600_pipe_state_add_reg(rstate, R_038000_RESOURCE0_WORD0,
1493 offset, 0xFFFFFFFF, rbuffer->bo);
1494 r600_pipe_state_add_reg(rstate, R_038004_RESOURCE0_WORD1,
1495 rbuffer->bo_size - offset - 1, 0xFFFFFFFF, NULL);
1496 r600_pipe_state_add_reg(rstate, R_038008_RESOURCE0_WORD2,
1497 S_038008_ENDIAN_SWAP(r600_endian_swap(32)) |
1498 S_038008_STRIDE(stride), 0xFFFFFFFF, NULL);
1499 r600_pipe_state_add_reg(rstate, R_03800C_RESOURCE0_WORD3,
1500 0x00000000, 0xFFFFFFFF, NULL);
1501 r600_pipe_state_add_reg(rstate, R_038010_RESOURCE0_WORD4,
1502 0x00000000, 0xFFFFFFFF, NULL);
1503 r600_pipe_state_add_reg(rstate, R_038014_RESOURCE0_WORD5,
1504 0x00000000, 0xFFFFFFFF, NULL);
1505 r600_pipe_state_add_reg(rstate, R_038018_RESOURCE0_WORD6,
1506 0xC0000000, 0xFFFFFFFF, NULL);
1507 }