projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
r600g: implement color resolve for r600
[mesa.git] / src / gallium / drivers / r600 / r600_texture.c
1 /*
2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Jerome Glisse
25 * Corbin Simpson
26 */
27 #include "r600_formats.h"
28 #include "r600d.h"
29
30 #include <errno.h>
31 #include "util/u_format_s3tc.h"
32 #include "util/u_memory.h"
33
34 /* Copy from a full GPU texture to a transfer's staging one. */
35 static void r600_copy_to_staging_texture(struct pipe_context *ctx, struct r600_transfer *rtransfer)
36 {
37 struct pipe_transfer *transfer = (struct pipe_transfer*)rtransfer;
38 struct pipe_resource *texture = transfer->resource;
39
40 ctx->resource_copy_region(ctx, &rtransfer->staging->b.b,
41 0, 0, 0, 0, texture, transfer->level,
42 &transfer->box);
43 }
44
45
46 /* Copy from a transfer's staging texture to a full GPU one. */
47 static void r600_copy_from_staging_texture(struct pipe_context *ctx, struct r600_transfer *rtransfer)
48 {
49 struct pipe_transfer *transfer = (struct pipe_transfer*)rtransfer;
50 struct pipe_resource *texture = transfer->resource;
51 struct pipe_box sbox;
52
53 u_box_origin_2d(transfer->box.width, transfer->box.height, &sbox);
54
55 ctx->resource_copy_region(ctx, texture, transfer->level,
56 transfer->box.x, transfer->box.y, transfer->box.z,
57 &rtransfer->staging->b.b,
58 0, &sbox);
59 }
60
61 unsigned r600_texture_get_offset(struct r600_texture *rtex,
62 unsigned level, unsigned layer)
63 {
64 return rtex->surface.level[level].offset +
65 layer * rtex->surface.level[level].slice_size;
66 }
67
68 static int r600_init_surface(struct r600_screen *rscreen,
69 struct radeon_surface *surface,
70 const struct pipe_resource *ptex,
71 unsigned array_mode,
72 bool is_transfer, bool is_flushed_depth)
73 {
74 const struct util_format_description *desc =
75 util_format_description(ptex->format);
76 bool is_depth, is_stencil;
77
78 is_depth = util_format_has_depth(desc);
79 is_stencil = util_format_has_stencil(desc);
80
81 surface->npix_x = ptex->width0;
82 surface->npix_y = ptex->height0;
83 surface->npix_z = ptex->depth0;
84 surface->blk_w = util_format_get_blockwidth(ptex->format);
85 surface->blk_h = util_format_get_blockheight(ptex->format);
86 surface->blk_d = 1;
87 surface->array_size = 1;
88 surface->last_level = ptex->last_level;
89
90 if (rscreen->chip_class >= EVERGREEN &&
91 !is_transfer && !is_flushed_depth &&
92 ptex->format == PIPE_FORMAT_Z32_FLOAT_S8X24_UINT) {
93 surface->bpe = 4; /* stencil is allocated separately on evergreen */
94 } else {
95 surface->bpe = util_format_get_blocksize(ptex->format);
96 /* align byte per element on dword */
97 if (surface->bpe == 3) {
98 surface->bpe = 4;
99 }
100 }
101
102 surface->nsamples = ptex->nr_samples ? ptex->nr_samples : 1;
103 surface->flags = 0;
104
105 switch (array_mode) {
106 case V_038000_ARRAY_1D_TILED_THIN1:
107 surface->flags |= RADEON_SURF_SET(RADEON_SURF_MODE_1D, MODE);
108 break;
109 case V_038000_ARRAY_2D_TILED_THIN1:
110 surface->flags |= RADEON_SURF_SET(RADEON_SURF_MODE_2D, MODE);
111 break;
112 case V_038000_ARRAY_LINEAR_ALIGNED:
113 surface->flags |= RADEON_SURF_SET(RADEON_SURF_MODE_LINEAR_ALIGNED, MODE);
114 break;
115 case V_038000_ARRAY_LINEAR_GENERAL:
116 default:
117 surface->flags |= RADEON_SURF_SET(RADEON_SURF_MODE_LINEAR, MODE);
118 break;
119 }
120 switch (ptex->target) {
121 case PIPE_TEXTURE_1D:
122 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_1D, TYPE);
123 break;
124 case PIPE_TEXTURE_RECT:
125 case PIPE_TEXTURE_2D:
126 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_2D, TYPE);
127 break;
128 case PIPE_TEXTURE_3D:
129 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_3D, TYPE);
130 break;
131 case PIPE_TEXTURE_1D_ARRAY:
132 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_1D_ARRAY, TYPE);
133 surface->array_size = ptex->array_size;
134 break;
135 case PIPE_TEXTURE_2D_ARRAY:
136 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_2D_ARRAY, TYPE);
137 surface->array_size = ptex->array_size;
138 break;
139 case PIPE_TEXTURE_CUBE:
140 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_CUBEMAP, TYPE);
141 break;
142 case PIPE_BUFFER:
143 default:
144 return -EINVAL;
145 }
146 if (ptex->bind & PIPE_BIND_SCANOUT) {
147 surface->flags |= RADEON_SURF_SCANOUT;
148 }
149
150 if (!is_transfer && !is_flushed_depth && is_depth) {
151 surface->flags |= RADEON_SURF_ZBUFFER;
152
153 if (is_stencil) {
154 surface->flags |= RADEON_SURF_SBUFFER;
155 }
156 }
157 return 0;
158 }
159
160 static int r600_setup_surface(struct pipe_screen *screen,
161 struct r600_texture *rtex,
162 unsigned pitch_in_bytes_override)
163 {
164 struct pipe_resource *ptex = &rtex->resource.b.b;
165 struct r600_screen *rscreen = (struct r600_screen*)screen;
166 unsigned i;
167 int r;
168
169 r = rscreen->ws->surface_init(rscreen->ws, &rtex->surface);
170 if (r) {
171 return r;
172 }
173 rtex->size = rtex->surface.bo_size;
174 if (pitch_in_bytes_override && pitch_in_bytes_override != rtex->surface.level[0].pitch_bytes) {
175 /* old ddx on evergreen over estimate alignment for 1d, only 1 level
176 * for those
177 */
178 rtex->surface.level[0].nblk_x = pitch_in_bytes_override / rtex->surface.bpe;
179 rtex->surface.level[0].pitch_bytes = pitch_in_bytes_override;
180 rtex->surface.level[0].slice_size = pitch_in_bytes_override * rtex->surface.level[0].nblk_y;
181 if (rtex->surface.flags & RADEON_SURF_SBUFFER) {
182 rtex->surface.stencil_offset = rtex->surface.level[0].slice_size;
183 }
184 }
185 for (i = 0; i <= ptex->last_level; i++) {
186 switch (rtex->surface.level[i].mode) {
187 case RADEON_SURF_MODE_LINEAR_ALIGNED:
188 rtex->array_mode[i] = V_038000_ARRAY_LINEAR_ALIGNED;
189 break;
190 case RADEON_SURF_MODE_1D:
191 rtex->array_mode[i] = V_038000_ARRAY_1D_TILED_THIN1;
192 break;
193 case RADEON_SURF_MODE_2D:
194 rtex->array_mode[i] = V_038000_ARRAY_2D_TILED_THIN1;
195 break;
196 default:
197 case RADEON_SURF_MODE_LINEAR:
198 rtex->array_mode[i] = 0;
199 break;
200 }
201 }
202 return 0;
203 }
204
205 static boolean r600_texture_get_handle(struct pipe_screen* screen,
206 struct pipe_resource *ptex,
207 struct winsys_handle *whandle)
208 {
209 struct r600_texture *rtex = (struct r600_texture*)ptex;
210 struct r600_resource *resource = &rtex->resource;
211 struct radeon_surface *surface = &rtex->surface;
212 struct r600_screen *rscreen = (struct r600_screen*)screen;
213
214 rscreen->ws->buffer_set_tiling(resource->buf,
215 NULL,
216 surface->level[0].mode >= RADEON_SURF_MODE_1D ?
217 RADEON_LAYOUT_TILED : RADEON_LAYOUT_LINEAR,
218 surface->level[0].mode >= RADEON_SURF_MODE_2D ?
219 RADEON_LAYOUT_TILED : RADEON_LAYOUT_LINEAR,
220 surface->bankw, surface->bankh,
221 surface->tile_split,
222 surface->stencil_tile_split,
223 surface->mtilea,
224 rtex->surface.level[0].pitch_bytes);
225
226 return rscreen->ws->buffer_get_handle(resource->buf,
227 rtex->surface.level[0].pitch_bytes, whandle);
228 }
229
230 static void r600_texture_destroy(struct pipe_screen *screen,
231 struct pipe_resource *ptex)
232 {
233 struct r600_texture *rtex = (struct r600_texture*)ptex;
234 struct r600_resource *resource = &rtex->resource;
235
236 if (rtex->flushed_depth_texture)
237 pipe_resource_reference((struct pipe_resource **)&rtex->flushed_depth_texture, NULL);
238
239 pb_reference(&resource->buf, NULL);
240 FREE(rtex);
241 }
242
243 static const struct u_resource_vtbl r600_texture_vtbl =
244 {
245 r600_texture_get_handle, /* get_handle */
246 r600_texture_destroy, /* resource_destroy */
247 r600_texture_get_transfer, /* get_transfer */
248 r600_texture_transfer_destroy, /* transfer_destroy */
249 r600_texture_transfer_map, /* transfer_map */
250 NULL, /* transfer_flush_region */
251 r600_texture_transfer_unmap, /* transfer_unmap */
252 NULL /* transfer_inline_write */
253 };
254
255 /* The number of samples can be specified independently of the texture. */
256 void r600_texture_get_fmask_info(struct r600_screen *rscreen,
257 struct r600_texture *rtex,
258 unsigned nr_samples,
259 struct r600_fmask_info *out)
260 {
261 /* FMASK is allocated pretty much like an ordinary texture.
262 * Here we use bpe in the units of bits, not bytes. */
263 struct radeon_surface fmask = rtex->surface;
264
265 switch (nr_samples) {
266 case 2:
267 /* This should be 8,1, but we should set nsamples > 1
268 * for the allocator to treat it as a multisample surface.
269 * Let's set 4,2 then. */
270 case 4:
271 fmask.bpe = 4;
272 fmask.nsamples = 2;
273 break;
274 case 8:
275 fmask.bpe = 8;
276 fmask.nsamples = 4;
277 break;
278 case 16:
279 fmask.bpe = 16;
280 fmask.nsamples = 4;
281 break;
282 default:
283 R600_ERR("Invalid sample count for FMASK allocation.\n");
284 return;
285 }
286
287 /* R600-R700 errata? Anyway, this fixes colorbuffer corruption. */
288 if (rscreen->chip_class <= R700) {
289 fmask.bpe *= 2;
290 }
291
292 if (rscreen->chip_class >= EVERGREEN) {
293 fmask.bankh = nr_samples <= 4 ? 4 : 1;
294 }
295
296 if (rscreen->ws->surface_init(rscreen->ws, &fmask)) {
297 R600_ERR("Got error in surface_init while allocating FMASK.\n");
298 return;
299 }
300 assert(fmask.level[0].mode == RADEON_SURF_MODE_2D);
301
302 out->bank_height = fmask.bankh;
303 out->alignment = MAX2(256, fmask.bo_alignment);
304 out->size = (fmask.bo_size + 7) / 8;
305 }
306
307 static void r600_texture_allocate_fmask(struct r600_screen *rscreen,
308 struct r600_texture *rtex)
309 {
310 struct r600_fmask_info fmask;
311
312 r600_texture_get_fmask_info(rscreen, rtex,
313 rtex->resource.b.b.nr_samples, &fmask);
314
315 /* Reserve space for FMASK while converting bits back to bytes. */
316 rtex->fmask_bank_height = fmask.bank_height;
317 rtex->fmask_offset = align(rtex->size, fmask.alignment);
318 rtex->fmask_size = fmask.size;
319 rtex->size = rtex->fmask_offset + rtex->fmask_size;
320 #if 0
321 printf("FMASK width=%u, height=%i, bits=%u, size=%u\n",
322 fmask.npix_x, fmask.npix_y, fmask.bpe * fmask.nsamples, rtex->fmask_size);
323 #endif
324 }
325
326 void r600_texture_get_cmask_info(struct r600_screen *rscreen,
327 struct r600_texture *rtex,
328 struct r600_cmask_info *out)
329 {
330 unsigned cmask_tile_width = 8;
331 unsigned cmask_tile_height = 8;
332 unsigned cmask_tile_elements = cmask_tile_width * cmask_tile_height;
333 unsigned element_bits = 4;
334 unsigned cmask_cache_bits = 1024;
335 unsigned num_pipes = rscreen->tiling_info.num_channels;
336 unsigned pipe_interleave_bytes = rscreen->tiling_info.group_bytes;
337
338 unsigned elements_per_macro_tile = (cmask_cache_bits / element_bits) * num_pipes;
339 unsigned pixels_per_macro_tile = elements_per_macro_tile * cmask_tile_elements;
340 unsigned sqrt_pixels_per_macro_tile = sqrt(pixels_per_macro_tile);
341 unsigned macro_tile_width = util_next_power_of_two(sqrt_pixels_per_macro_tile);
342 unsigned macro_tile_height = pixels_per_macro_tile / macro_tile_width;
343
344 unsigned pitch_elements = align(rtex->surface.npix_x, macro_tile_width);
345 unsigned height = align(rtex->surface.npix_y, macro_tile_height);
346
347 unsigned base_align = num_pipes * pipe_interleave_bytes;
348 unsigned slice_bytes =
349 ((pitch_elements * height * element_bits + 7) / 8) / cmask_tile_elements;
350
351 assert(macro_tile_width % 128 == 0);
352 assert(macro_tile_height % 128 == 0);
353
354 out->slice_tile_max = ((pitch_elements * height) / (128*128)) - 1;
355 out->alignment = MAX2(256, base_align);
356 out->size = rtex->surface.array_size * align(slice_bytes, base_align);
357 }
358
359 static void r600_texture_allocate_cmask(struct r600_screen *rscreen,
360 struct r600_texture *rtex)
361 {
362 struct r600_cmask_info cmask;
363
364 r600_texture_get_cmask_info(rscreen, rtex, &cmask);
365
366 rtex->cmask_slice_tile_max = cmask.slice_tile_max;
367 rtex->cmask_offset = align(rtex->size, cmask.alignment);
368 rtex->cmask_size = cmask.size;
369 rtex->size = rtex->cmask_offset + rtex->cmask_size;
370 #if 0
371 printf("CMASK: macro tile width = %u, macro tile height = %u, "
372 "pitch elements = %u, height = %u, slice tile max = %u\n",
373 macro_tile_width, macro_tile_height, pitch_elements, height,
374 rtex->cmask_slice_tile_max);
375 #endif
376 }
377
378 static struct r600_texture *
379 r600_texture_create_object(struct pipe_screen *screen,
380 const struct pipe_resource *base,
381 unsigned pitch_in_bytes_override,
382 struct pb_buffer *buf,
383 boolean alloc_bo,
384 struct radeon_surface *surface)
385 {
386 struct r600_texture *rtex;
387 struct r600_resource *resource;
388 struct r600_screen *rscreen = (struct r600_screen*)screen;
389 int r;
390
391 rtex = CALLOC_STRUCT(r600_texture);
392 if (rtex == NULL)
393 return NULL;
394
395 resource = &rtex->resource;
396 resource->b.b = *base;
397 resource->b.vtbl = &r600_texture_vtbl;
398 pipe_reference_init(&resource->b.b.reference, 1);
399 resource->b.b.screen = screen;
400 rtex->pitch_override = pitch_in_bytes_override;
401
402 /* don't include stencil-only formats which we don't support for rendering */
403 rtex->is_depth = util_format_has_depth(util_format_description(rtex->resource.b.b.format));
404
405 rtex->surface = *surface;
406 r = r600_setup_surface(screen, rtex,
407 pitch_in_bytes_override);
408 if (r) {
409 FREE(rtex);
410 return NULL;
411 }
412
413 if (base->nr_samples > 1 && !rtex->is_depth && alloc_bo) {
414 r600_texture_allocate_cmask(rscreen, rtex);
415 r600_texture_allocate_fmask(rscreen, rtex);
416 }
417
418 if (!rtex->is_depth && base->nr_samples > 1 &&
419 (!rtex->fmask_size || !rtex->cmask_size)) {
420 FREE(rtex);
421 return NULL;
422 }
423
424 /* Now create the backing buffer. */
425 if (!buf && alloc_bo) {
426 unsigned base_align = rtex->surface.bo_alignment;
427 unsigned usage = R600_TEX_IS_TILED(rtex, 0) ? PIPE_USAGE_STATIC : base->usage;
428
429 if (!r600_init_resource(rscreen, resource, rtex->size, base_align, base->bind, usage)) {
430 FREE(rtex);
431 return NULL;
432 }
433 } else if (buf) {
434 resource->buf = buf;
435 resource->cs_buf = rscreen->ws->buffer_get_cs_handle(buf);
436 resource->domains = RADEON_DOMAIN_GTT | RADEON_DOMAIN_VRAM;
437 }
438
439 if (rtex->cmask_size) {
440 /* Initialize the cmask to 0xCC (= compressed state). */
441 char *ptr = rscreen->ws->buffer_map(resource->cs_buf, NULL, PIPE_TRANSFER_WRITE);
442 memset(ptr + rtex->cmask_offset, 0xCC, rtex->cmask_size);
443 rscreen->ws->buffer_unmap(resource->cs_buf);
444 }
445 return rtex;
446 }
447
448 struct pipe_resource *r600_texture_create(struct pipe_screen *screen,
449 const struct pipe_resource *templ)
450 {
451 struct r600_screen *rscreen = (struct r600_screen*)screen;
452 struct radeon_surface surface;
453 unsigned array_mode = 0;
454 int r;
455
456 if (!(templ->flags & R600_RESOURCE_FLAG_TRANSFER)) {
457 if (!(templ->bind & PIPE_BIND_SCANOUT) &&
458 templ->usage != PIPE_USAGE_STAGING &&
459 templ->usage != PIPE_USAGE_STREAM) {
460 array_mode = V_038000_ARRAY_2D_TILED_THIN1;
461 } else if (util_format_is_compressed(templ->format)) {
462 array_mode = V_038000_ARRAY_1D_TILED_THIN1;
463 }
464 }
465
466 /* XXX tiling is broken for the 422 formats */
467 if (util_format_description(templ->format)->layout == UTIL_FORMAT_LAYOUT_SUBSAMPLED)
468 array_mode = V_038000_ARRAY_LINEAR_ALIGNED;
469
470 r = r600_init_surface(rscreen, &surface, templ, array_mode,
471 templ->flags & R600_RESOURCE_FLAG_TRANSFER,
472 templ->flags & R600_RESOURCE_FLAG_FLUSHED_DEPTH);
473 if (r) {
474 return NULL;
475 }
476 r = rscreen->ws->surface_best(rscreen->ws, &surface);
477 if (r) {
478 return NULL;
479 }
480 return (struct pipe_resource *)r600_texture_create_object(screen, templ,
481 0, NULL, TRUE, &surface);
482 }
483
484 static struct pipe_surface *r600_create_surface(struct pipe_context *pipe,
485 struct pipe_resource *texture,
486 const struct pipe_surface *templ)
487 {
488 struct r600_texture *rtex = (struct r600_texture*)texture;
489 struct r600_surface *surface = CALLOC_STRUCT(r600_surface);
490 unsigned level = templ->u.tex.level;
491
492 assert(templ->u.tex.first_layer == templ->u.tex.last_layer);
493 if (surface == NULL)
494 return NULL;
495 pipe_reference_init(&surface->base.reference, 1);
496 pipe_resource_reference(&surface->base.texture, texture);
497 surface->base.context = pipe;
498 surface->base.format = templ->format;
499 surface->base.width = rtex->surface.level[level].npix_x;
500 surface->base.height = rtex->surface.level[level].npix_y;
501 surface->base.usage = templ->usage;
502 surface->base.u = templ->u;
503 return &surface->base;
504 }
505
506 static void r600_surface_destroy(struct pipe_context *pipe,
507 struct pipe_surface *surface)
508 {
509 struct r600_surface *surf = (struct r600_surface*)surface;
510 pipe_resource_reference((struct pipe_resource**)&surf->cb_buffer_fmask, NULL);
511 pipe_resource_reference((struct pipe_resource**)&surf->cb_buffer_cmask, NULL);
512 pipe_resource_reference(&surface->texture, NULL);
513 FREE(surface);
514 }
515
516 struct pipe_resource *r600_texture_from_handle(struct pipe_screen *screen,
517 const struct pipe_resource *templ,
518 struct winsys_handle *whandle)
519 {
520 struct r600_screen *rscreen = (struct r600_screen*)screen;
521 struct pb_buffer *buf = NULL;
522 unsigned stride = 0;
523 unsigned array_mode = 0;
524 enum radeon_bo_layout micro, macro;
525 struct radeon_surface surface;
526 int r;
527
528 /* Support only 2D textures without mipmaps */
529 if ((templ->target != PIPE_TEXTURE_2D && templ->target != PIPE_TEXTURE_RECT) ||
530 templ->depth0 != 1 || templ->last_level != 0)
531 return NULL;
532
533 buf = rscreen->ws->buffer_from_handle(rscreen->ws, whandle, &stride);
534 if (!buf)
535 return NULL;
536
537 rscreen->ws->buffer_get_tiling(buf, &micro, &macro,
538 &surface.bankw, &surface.bankh,
539 &surface.tile_split,
540 &surface.stencil_tile_split,
541 &surface.mtilea);
542
543 if (macro == RADEON_LAYOUT_TILED)
544 array_mode = V_0280A0_ARRAY_2D_TILED_THIN1;
545 else if (micro == RADEON_LAYOUT_TILED)
546 array_mode = V_0280A0_ARRAY_1D_TILED_THIN1;
547 else
548 array_mode = 0;
549
550 r = r600_init_surface(rscreen, &surface, templ, array_mode, false, false);
551 if (r) {
552 return NULL;
553 }
554 return (struct pipe_resource *)r600_texture_create_object(screen, templ,
555 stride, buf, FALSE, &surface);
556 }
557
558 bool r600_init_flushed_depth_texture(struct pipe_context *ctx,
559 struct pipe_resource *texture,
560 struct r600_texture **staging)
561 {
562 struct r600_texture *rtex = (struct r600_texture*)texture;
563 struct pipe_resource resource;
564 struct r600_texture **flushed_depth_texture = staging ?
565 staging : &rtex->flushed_depth_texture;
566
567 if (!staging && rtex->flushed_depth_texture)
568 return true; /* it's ready */
569
570 resource.target = texture->target;
571 resource.format = texture->format;
572 resource.width0 = texture->width0;
573 resource.height0 = texture->height0;
574 resource.depth0 = texture->depth0;
575 resource.array_size = texture->array_size;
576 resource.last_level = texture->last_level;
577 resource.nr_samples = texture->nr_samples;
578 resource.usage = staging ? PIPE_USAGE_STAGING : PIPE_USAGE_STATIC;
579 resource.bind = texture->bind & ~PIPE_BIND_DEPTH_STENCIL;
580 resource.flags = texture->flags | R600_RESOURCE_FLAG_FLUSHED_DEPTH;
581
582 if (staging)
583 resource.flags |= R600_RESOURCE_FLAG_TRANSFER;
584
585 *flushed_depth_texture = (struct r600_texture *)ctx->screen->resource_create(ctx->screen, &resource);
586 if (*flushed_depth_texture == NULL) {
587 R600_ERR("failed to create temporary texture to hold flushed depth\n");
588 return false;
589 }
590
591 (*flushed_depth_texture)->is_flushing_texture = TRUE;
592 return true;
593 }
594
595 /* Needs adjustment for pixelformat:
596 */
597 static INLINE unsigned u_box_volume( const struct pipe_box *box )
598 {
599 return box->width * box->depth * box->height;
600 }
601
602 struct pipe_transfer* r600_texture_get_transfer(struct pipe_context *ctx,
603 struct pipe_resource *texture,
604 unsigned level,
605 unsigned usage,
606 const struct pipe_box *box)
607 {
608 struct r600_context *rctx = (struct r600_context*)ctx;
609 struct r600_texture *rtex = (struct r600_texture*)texture;
610 struct pipe_resource resource;
611 struct r600_transfer *trans;
612 boolean use_staging_texture = FALSE;
613
614 /* We cannot map a tiled texture directly because the data is
615 * in a different order, therefore we do detiling using a blit.
616 *
617 * Also, use a temporary in GTT memory for read transfers, as
618 * the CPU is much happier reading out of cached system memory
619 * than uncached VRAM.
620 */
621 if (R600_TEX_IS_TILED(rtex, level)) {
622 use_staging_texture = TRUE;
623 }
624
625 if ((usage & PIPE_TRANSFER_READ) && u_box_volume(box) > 1024)
626 use_staging_texture = TRUE;
627
628 /* Use a staging texture for uploads if the underlying BO is busy. */
629 if (!(usage & PIPE_TRANSFER_READ) &&
630 (rctx->ws->cs_is_buffer_referenced(rctx->cs, rtex->resource.cs_buf, RADEON_USAGE_READWRITE) ||
631 rctx->ws->buffer_is_busy(rtex->resource.buf, RADEON_USAGE_READWRITE))) {
632 use_staging_texture = TRUE;
633 }
634
635 if (texture->flags & R600_RESOURCE_FLAG_TRANSFER) {
636 use_staging_texture = FALSE;
637 }
638
639 if (use_staging_texture && (usage & PIPE_TRANSFER_MAP_DIRECTLY)) {
640 return NULL;
641 }
642
643 trans = CALLOC_STRUCT(r600_transfer);
644 if (trans == NULL)
645 return NULL;
646 pipe_resource_reference(&trans->transfer.resource, texture);
647 trans->transfer.level = level;
648 trans->transfer.usage = usage;
649 trans->transfer.box = *box;
650 if (rtex->is_depth) {
651 /* XXX: only readback the rectangle which is being mapped?
652 */
653 /* XXX: when discard is true, no need to read back from depth texture
654 */
655 struct r600_texture *staging_depth;
656
657 if (!r600_init_flushed_depth_texture(ctx, texture, &staging_depth)) {
658 R600_ERR("failed to create temporary texture to hold untiled copy\n");
659 pipe_resource_reference(&trans->transfer.resource, NULL);
660 FREE(trans);
661 return NULL;
662 }
663
664 r600_blit_decompress_depth(ctx, rtex, staging_depth,
665 level, level,
666 box->z, box->z + box->depth - 1,
667 0, 0);
668
669 trans->transfer.stride = staging_depth->surface.level[level].pitch_bytes;
670 trans->offset = r600_texture_get_offset(staging_depth, level, box->z);
671 trans->staging = (struct r600_resource*)staging_depth;
672 return &trans->transfer;
673 } else if (use_staging_texture) {
674 resource.target = PIPE_TEXTURE_2D;
675 resource.format = texture->format;
676 resource.width0 = box->width;
677 resource.height0 = box->height;
678 resource.depth0 = 1;
679 resource.array_size = 1;
680 resource.last_level = 0;
681 resource.nr_samples = 0;
682 resource.usage = PIPE_USAGE_STAGING;
683 resource.bind = 0;
684 resource.flags = R600_RESOURCE_FLAG_TRANSFER;
685 /* For texture reading, the temporary (detiled) texture is used as
686 * a render target when blitting from a tiled texture. */
687 if (usage & PIPE_TRANSFER_READ) {
688 resource.bind |= PIPE_BIND_RENDER_TARGET;
689 }
690 /* For texture writing, the temporary texture is used as a sampler
691 * when blitting into a tiled texture. */
692 if (usage & PIPE_TRANSFER_WRITE) {
693 resource.bind |= PIPE_BIND_SAMPLER_VIEW;
694 }
695 /* Create the temporary texture. */
696 trans->staging = (struct r600_resource*)ctx->screen->resource_create(ctx->screen, &resource);
697 if (trans->staging == NULL) {
698 R600_ERR("failed to create temporary texture to hold untiled copy\n");
699 pipe_resource_reference(&trans->transfer.resource, NULL);
700 FREE(trans);
701 return NULL;
702 }
703
704 trans->transfer.stride =
705 ((struct r600_texture *)trans->staging)->surface.level[0].pitch_bytes;
706 if (usage & PIPE_TRANSFER_READ) {
707 r600_copy_to_staging_texture(ctx, trans);
708 /* Always referenced in the blit. */
709 r600_flush(ctx, NULL, 0);
710 }
711 return &trans->transfer;
712 }
713 trans->transfer.stride = rtex->surface.level[level].pitch_bytes;
714 trans->transfer.layer_stride = rtex->surface.level[level].slice_size;
715 trans->offset = r600_texture_get_offset(rtex, level, box->z);
716 return &trans->transfer;
717 }
718
719 void r600_texture_transfer_destroy(struct pipe_context *ctx,
720 struct pipe_transfer *transfer)
721 {
722 struct r600_transfer *rtransfer = (struct r600_transfer*)transfer;
723 struct pipe_resource *texture = transfer->resource;
724 struct r600_texture *rtex = (struct r600_texture*)texture;
725
726 if ((transfer->usage & PIPE_TRANSFER_WRITE) && rtransfer->staging) {
727 if (rtex->is_depth) {
728 ctx->resource_copy_region(ctx, texture, transfer->level,
729 transfer->box.x, transfer->box.y, transfer->box.z,
730 &rtransfer->staging->b.b, transfer->level,
731 &transfer->box);
732 } else {
733 r600_copy_from_staging_texture(ctx, rtransfer);
734 }
735 }
736
737 if (rtransfer->staging)
738 pipe_resource_reference((struct pipe_resource**)&rtransfer->staging, NULL);
739
740 pipe_resource_reference(&transfer->resource, NULL);
741 FREE(transfer);
742 }
743
744 void* r600_texture_transfer_map(struct pipe_context *ctx,
745 struct pipe_transfer* transfer)
746 {
747 struct r600_context *rctx = (struct r600_context *)ctx;
748 struct r600_transfer *rtransfer = (struct r600_transfer*)transfer;
749 struct radeon_winsys_cs_handle *buf;
750 struct r600_texture *rtex =
751 (struct r600_texture*)transfer->resource;
752 enum pipe_format format = transfer->resource->format;
753 unsigned offset = 0;
754 char *map;
755
756 if ((transfer->resource->bind & PIPE_BIND_GLOBAL) && transfer->resource->target == PIPE_BUFFER) {
757 return r600_compute_global_transfer_map(ctx, transfer);
758 }
759
760 if (rtransfer->staging) {
761 buf = ((struct r600_resource *)rtransfer->staging)->cs_buf;
762 } else {
763 buf = ((struct r600_resource *)transfer->resource)->cs_buf;
764 }
765
766 if (rtex->is_depth || !rtransfer->staging)
767 offset = rtransfer->offset +
768 transfer->box.y / util_format_get_blockheight(format) * transfer->stride +
769 transfer->box.x / util_format_get_blockwidth(format) * util_format_get_blocksize(format);
770
771 if (!(map = rctx->ws->buffer_map(buf, rctx->cs, transfer->usage))) {
772 return NULL;
773 }
774
775 return map + offset;
776 }
777
778 void r600_texture_transfer_unmap(struct pipe_context *ctx,
779 struct pipe_transfer* transfer)
780 {
781 struct r600_transfer *rtransfer = (struct r600_transfer*)transfer;
782 struct r600_context *rctx = (struct r600_context*)ctx;
783 struct radeon_winsys_cs_handle *buf;
784
785 if ((transfer->resource->bind & PIPE_BIND_GLOBAL) && transfer->resource->target == PIPE_BUFFER) {
786 return r600_compute_global_transfer_unmap(ctx, transfer);
787 }
788
789 if (rtransfer->staging) {
790 buf = ((struct r600_resource *)rtransfer->staging)->cs_buf;
791 } else {
792 buf = ((struct r600_resource *)transfer->resource)->cs_buf;
793 }
794 rctx->ws->buffer_unmap(buf);
795 }
796
797 void r600_init_surface_functions(struct r600_context *r600)
798 {
799 r600->context.create_surface = r600_create_surface;
800 r600->context.surface_destroy = r600_surface_destroy;
801 }
802
803 static unsigned r600_get_swizzle_combined(const unsigned char *swizzle_format,
804 const unsigned char *swizzle_view)
805 {
806 unsigned i;
807 unsigned char swizzle[4];
808 unsigned result = 0;
809 const uint32_t swizzle_shift[4] = {
810 16, 19, 22, 25,
811 };
812 const uint32_t swizzle_bit[4] = {
813 0, 1, 2, 3,
814 };
815
816 if (swizzle_view) {
817 util_format_compose_swizzles(swizzle_format, swizzle_view, swizzle);
818 } else {
819 memcpy(swizzle, swizzle_format, 4);
820 }
821
822 /* Get swizzle. */
823 for (i = 0; i < 4; i++) {
824 switch (swizzle[i]) {
825 case UTIL_FORMAT_SWIZZLE_Y:
826 result |= swizzle_bit[1] << swizzle_shift[i];
827 break;
828 case UTIL_FORMAT_SWIZZLE_Z:
829 result |= swizzle_bit[2] << swizzle_shift[i];
830 break;
831 case UTIL_FORMAT_SWIZZLE_W:
832 result |= swizzle_bit[3] << swizzle_shift[i];
833 break;
834 case UTIL_FORMAT_SWIZZLE_0:
835 result |= V_038010_SQ_SEL_0 << swizzle_shift[i];
836 break;
837 case UTIL_FORMAT_SWIZZLE_1:
838 result |= V_038010_SQ_SEL_1 << swizzle_shift[i];
839 break;
840 default: /* UTIL_FORMAT_SWIZZLE_X */
841 result |= swizzle_bit[0] << swizzle_shift[i];
842 }
843 }
844 return result;
845 }
846
847 /* texture format translate */
848 uint32_t r600_translate_texformat(struct pipe_screen *screen,
849 enum pipe_format format,
850 const unsigned char *swizzle_view,
851 uint32_t *word4_p, uint32_t *yuv_format_p)
852 {
853 uint32_t result = 0, word4 = 0, yuv_format = 0;
854 const struct util_format_description *desc;
855 boolean uniform = TRUE;
856 static int r600_enable_s3tc = -1;
857 bool is_srgb_valid = FALSE;
858
859 int i;
860 const uint32_t sign_bit[4] = {
861 S_038010_FORMAT_COMP_X(V_038010_SQ_FORMAT_COMP_SIGNED),
862 S_038010_FORMAT_COMP_Y(V_038010_SQ_FORMAT_COMP_SIGNED),
863 S_038010_FORMAT_COMP_Z(V_038010_SQ_FORMAT_COMP_SIGNED),
864 S_038010_FORMAT_COMP_W(V_038010_SQ_FORMAT_COMP_SIGNED)
865 };
866 desc = util_format_description(format);
867
868 word4 |= r600_get_swizzle_combined(desc->swizzle, swizzle_view);
869
870 /* Colorspace (return non-RGB formats directly). */
871 switch (desc->colorspace) {
872 /* Depth stencil formats */
873 case UTIL_FORMAT_COLORSPACE_ZS:
874 switch (format) {
875 case PIPE_FORMAT_Z16_UNORM:
876 result = FMT_16;
877 goto out_word4;
878 case PIPE_FORMAT_X24S8_UINT:
879 word4 |= S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_INT);
880 case PIPE_FORMAT_Z24X8_UNORM:
881 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
882 result = FMT_8_24;
883 goto out_word4;
884 case PIPE_FORMAT_S8X24_UINT:
885 word4 |= S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_INT);
886 case PIPE_FORMAT_X8Z24_UNORM:
887 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
888 result = FMT_24_8;
889 goto out_word4;
890 case PIPE_FORMAT_S8_UINT:
891 result = FMT_8;
892 word4 |= S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_INT);
893 goto out_word4;
894 case PIPE_FORMAT_Z32_FLOAT:
895 result = FMT_32_FLOAT;
896 goto out_word4;
897 case PIPE_FORMAT_X32_S8X24_UINT:
898 word4 |= S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_INT);
899 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
900 result = FMT_X24_8_32_FLOAT;
901 goto out_word4;
902 default:
903 goto out_unknown;
904 }
905
906 case UTIL_FORMAT_COLORSPACE_YUV:
907 yuv_format |= (1 << 30);
908 switch (format) {
909 case PIPE_FORMAT_UYVY:
910 case PIPE_FORMAT_YUYV:
911 default:
912 break;
913 }
914 goto out_unknown; /* XXX */
915
916 case UTIL_FORMAT_COLORSPACE_SRGB:
917 word4 |= S_038010_FORCE_DEGAMMA(1);
918 break;
919
920 default:
921 break;
922 }
923
924 if (r600_enable_s3tc == -1) {
925 struct r600_screen *rscreen = (struct r600_screen *)screen;
926 if (rscreen->info.drm_minor >= 9)
927 r600_enable_s3tc = 1;
928 else
929 r600_enable_s3tc = debug_get_bool_option("R600_ENABLE_S3TC", FALSE);
930 }
931
932 if (desc->layout == UTIL_FORMAT_LAYOUT_RGTC) {
933 if (!r600_enable_s3tc)
934 goto out_unknown;
935
936 switch (format) {
937 case PIPE_FORMAT_RGTC1_SNORM:
938 case PIPE_FORMAT_LATC1_SNORM:
939 word4 |= sign_bit[0];
940 case PIPE_FORMAT_RGTC1_UNORM:
941 case PIPE_FORMAT_LATC1_UNORM:
942 result = FMT_BC4;
943 goto out_word4;
944 case PIPE_FORMAT_RGTC2_SNORM:
945 case PIPE_FORMAT_LATC2_SNORM:
946 word4 |= sign_bit[0] | sign_bit[1];
947 case PIPE_FORMAT_RGTC2_UNORM:
948 case PIPE_FORMAT_LATC2_UNORM:
949 result = FMT_BC5;
950 goto out_word4;
951 default:
952 goto out_unknown;
953 }
954 }
955
956 if (desc->layout == UTIL_FORMAT_LAYOUT_S3TC) {
957
958 if (!r600_enable_s3tc)
959 goto out_unknown;
960
961 if (!util_format_s3tc_enabled) {
962 goto out_unknown;
963 }
964
965 switch (format) {
966 case PIPE_FORMAT_DXT1_RGB:
967 case PIPE_FORMAT_DXT1_RGBA:
968 case PIPE_FORMAT_DXT1_SRGB:
969 case PIPE_FORMAT_DXT1_SRGBA:
970 result = FMT_BC1;
971 is_srgb_valid = TRUE;
972 goto out_word4;
973 case PIPE_FORMAT_DXT3_RGBA:
974 case PIPE_FORMAT_DXT3_SRGBA:
975 result = FMT_BC2;
976 is_srgb_valid = TRUE;
977 goto out_word4;
978 case PIPE_FORMAT_DXT5_RGBA:
979 case PIPE_FORMAT_DXT5_SRGBA:
980 result = FMT_BC3;
981 is_srgb_valid = TRUE;
982 goto out_word4;
983 default:
984 goto out_unknown;
985 }
986 }
987
988 if (desc->layout == UTIL_FORMAT_LAYOUT_SUBSAMPLED) {
989 switch (format) {
990 case PIPE_FORMAT_R8G8_B8G8_UNORM:
991 case PIPE_FORMAT_G8R8_B8R8_UNORM:
992 result = FMT_GB_GR;
993 goto out_word4;
994 case PIPE_FORMAT_G8R8_G8B8_UNORM:
995 case PIPE_FORMAT_R8G8_R8B8_UNORM:
996 result = FMT_BG_RG;
997 goto out_word4;
998 default:
999 goto out_unknown;
1000 }
1001 }
1002
1003 if (format == PIPE_FORMAT_R9G9B9E5_FLOAT) {
1004 result = FMT_5_9_9_9_SHAREDEXP;
1005 goto out_word4;
1006 } else if (format == PIPE_FORMAT_R11G11B10_FLOAT) {
1007 result = FMT_10_11_11_FLOAT;
1008 goto out_word4;
1009 }
1010
1011
1012 for (i = 0; i < desc->nr_channels; i++) {
1013 if (desc->channel[i].type == UTIL_FORMAT_TYPE_SIGNED) {
1014 word4 |= sign_bit[i];
1015 }
1016 }
1017
1018 /* R8G8Bx_SNORM - XXX CxV8U8 */
1019
1020 /* See whether the components are of the same size. */
1021 for (i = 1; i < desc->nr_channels; i++) {
1022 uniform = uniform && desc->channel[0].size == desc->channel[i].size;
1023 }
1024
1025 /* Non-uniform formats. */
1026 if (!uniform) {
1027 if (desc->colorspace != UTIL_FORMAT_COLORSPACE_SRGB &&
1028 desc->channel[0].pure_integer)
1029 word4 |= S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_INT);
1030 switch(desc->nr_channels) {
1031 case 3:
1032 if (desc->channel[0].size == 5 &&
1033 desc->channel[1].size == 6 &&
1034 desc->channel[2].size == 5) {
1035 result = FMT_5_6_5;
1036 goto out_word4;
1037 }
1038 goto out_unknown;
1039 case 4:
1040 if (desc->channel[0].size == 5 &&
1041 desc->channel[1].size == 5 &&
1042 desc->channel[2].size == 5 &&
1043 desc->channel[3].size == 1) {
1044 result = FMT_1_5_5_5;
1045 goto out_word4;
1046 }
1047 if (desc->channel[0].size == 10 &&
1048 desc->channel[1].size == 10 &&
1049 desc->channel[2].size == 10 &&
1050 desc->channel[3].size == 2) {
1051 result = FMT_2_10_10_10;
1052 goto out_word4;
1053 }
1054 goto out_unknown;
1055 }
1056 goto out_unknown;
1057 }
1058
1059 /* Find the first non-VOID channel. */
1060 for (i = 0; i < 4; i++) {
1061 if (desc->channel[i].type != UTIL_FORMAT_TYPE_VOID) {
1062 break;
1063 }
1064 }
1065
1066 if (i == 4)
1067 goto out_unknown;
1068
1069 /* uniform formats */
1070 switch (desc->channel[i].type) {
1071 case UTIL_FORMAT_TYPE_UNSIGNED:
1072 case UTIL_FORMAT_TYPE_SIGNED:
1073 #if 0
1074 if (!desc->channel[i].normalized &&
1075 desc->colorspace != UTIL_FORMAT_COLORSPACE_SRGB) {
1076 goto out_unknown;
1077 }
1078 #endif
1079 if (desc->colorspace != UTIL_FORMAT_COLORSPACE_SRGB &&
1080 desc->channel[i].pure_integer)
1081 word4 |= S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_INT);
1082
1083 switch (desc->channel[i].size) {
1084 case 4:
1085 switch (desc->nr_channels) {
1086 case 2:
1087 result = FMT_4_4;
1088 goto out_word4;
1089 case 4:
1090 result = FMT_4_4_4_4;
1091 goto out_word4;
1092 }
1093 goto out_unknown;
1094 case 8:
1095 switch (desc->nr_channels) {
1096 case 1:
1097 result = FMT_8;
1098 goto out_word4;
1099 case 2:
1100 result = FMT_8_8;
1101 goto out_word4;
1102 case 4:
1103 result = FMT_8_8_8_8;
1104 is_srgb_valid = TRUE;
1105 goto out_word4;
1106 }
1107 goto out_unknown;
1108 case 16:
1109 switch (desc->nr_channels) {
1110 case 1:
1111 result = FMT_16;
1112 goto out_word4;
1113 case 2:
1114 result = FMT_16_16;
1115 goto out_word4;
1116 case 4:
1117 result = FMT_16_16_16_16;
1118 goto out_word4;
1119 }
1120 goto out_unknown;
1121 case 32:
1122 switch (desc->nr_channels) {
1123 case 1:
1124 result = FMT_32;
1125 goto out_word4;
1126 case 2:
1127 result = FMT_32_32;
1128 goto out_word4;
1129 case 4:
1130 result = FMT_32_32_32_32;
1131 goto out_word4;
1132 }
1133 }
1134 goto out_unknown;
1135
1136 case UTIL_FORMAT_TYPE_FLOAT:
1137 switch (desc->channel[i].size) {
1138 case 16:
1139 switch (desc->nr_channels) {
1140 case 1:
1141 result = FMT_16_FLOAT;
1142 goto out_word4;
1143 case 2:
1144 result = FMT_16_16_FLOAT;
1145 goto out_word4;
1146 case 4:
1147 result = FMT_16_16_16_16_FLOAT;
1148 goto out_word4;
1149 }
1150 goto out_unknown;
1151 case 32:
1152 switch (desc->nr_channels) {
1153 case 1:
1154 result = FMT_32_FLOAT;
1155 goto out_word4;
1156 case 2:
1157 result = FMT_32_32_FLOAT;
1158 goto out_word4;
1159 case 4:
1160 result = FMT_32_32_32_32_FLOAT;
1161 goto out_word4;
1162 }
1163 }
1164 goto out_unknown;
1165 }
1166
1167 out_word4:
1168
1169 if (desc->colorspace == UTIL_FORMAT_COLORSPACE_SRGB && !is_srgb_valid)
1170 return ~0;
1171 if (word4_p)
1172 *word4_p = word4;
1173 if (yuv_format_p)
1174 *yuv_format_p = yuv_format;
1175 return result;
1176 out_unknown:
1177 /* R600_ERR("Unable to handle texformat %d %s\n", format, util_format_name(format)); */
1178 return ~0;
1179 }