src/gallium/drivers/radeon/r600_pipe_common.c

   1 /*
   2  * Copyright 2013 Advanced Micro Devices, Inc.
   3  *
   4  * Permission is hereby granted, free of charge, to any person obtaining a
   5  * copy of this software and associated documentation files (the "Software"),
   6  * to deal in the Software without restriction, including without limitation
   7  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
   8  * and/or sell copies of the Software, and to permit persons to whom the
   9  * Software is furnished to do so, subject to the following conditions:
  10  *
  11  * The above copyright notice and this permission notice (including the next
  12  * paragraph) shall be included in all copies or substantial portions of the
  13  * Software.
  14  *
  15  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
  18  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  20  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  21  * SOFTWARE.
  22  *
  23  * Authors: Marek Olšák <maraeo@gmail.com>
  24  *
  25  */
  26
  27 #include "r600_pipe_common.h"
  28 #include "r600_cs.h"
  29 #include "tgsi/tgsi_parse.h"
  30 #include "util/u_draw_quad.h"
  31 #include "util/u_memory.h"
  32 #include "util/u_format_s3tc.h"
  33 #include "util/u_upload_mgr.h"
  34 #include "vl/vl_decoder.h"
  35 #include "vl/vl_video_buffer.h"
  36 #include "radeon/radeon_video.h"
  37 #include <inttypes.h>
  38
  39 #ifndef HAVE_LLVM
  40 #define HAVE_LLVM 0
  41 #endif
  42
  43 /*
  44  * pipe_context
  45  */
  46
  47 void r600_draw_rectangle(struct blitter_context *blitter,
  48                          int x1, int y1, int x2, int y2, float depth,
  49                          enum blitter_attrib_type type,
  50                          const union pipe_color_union *attrib)
  51 {
  52         struct r600_common_context *rctx =
  53                 (struct r600_common_context*)util_blitter_get_pipe(blitter);
  54         struct pipe_viewport_state viewport;
  55         struct pipe_resource *buf = NULL;
  56         unsigned offset = 0;
  57         float *vb;
  58
  59         if (type == UTIL_BLITTER_ATTRIB_TEXCOORD) {
  60                 util_blitter_draw_rectangle(blitter, x1, y1, x2, y2, depth, type, attrib);
  61                 return;
  62         }
  63
  64         /* Some operations (like color resolve on r6xx) don't work
  65          * with the conventional primitive types.
  66          * One that works is PT_RECTLIST, which we use here. */
  67
  68         /* setup viewport */
  69         viewport.scale[0] = 1.0f;
  70         viewport.scale[1] = 1.0f;
  71         viewport.scale[2] = 1.0f;
  72         viewport.translate[0] = 0.0f;
  73         viewport.translate[1] = 0.0f;
  74         viewport.translate[2] = 0.0f;
  75         rctx->b.set_viewport_states(&rctx->b, 0, 1, &viewport);
  76
  77         /* Upload vertices. The hw rectangle has only 3 vertices,
  78          * I guess the 4th one is derived from the first 3.
  79          * The vertex specification should match u_blitter's vertex element state. */
  80         u_upload_alloc(rctx->uploader, 0, sizeof(float) * 24, &offset, &buf, (void**)&vb);
  81         vb[0] = x1;
  82         vb[1] = y1;
  83         vb[2] = depth;
  84         vb[3] = 1;
  85
  86         vb[8] = x1;
  87         vb[9] = y2;
  88         vb[10] = depth;
  89         vb[11] = 1;
  90
  91         vb[16] = x2;
  92         vb[17] = y1;
  93         vb[18] = depth;
  94         vb[19] = 1;
  95
  96         if (attrib) {
  97                 memcpy(vb+4, attrib->f, sizeof(float)*4);
  98                 memcpy(vb+12, attrib->f, sizeof(float)*4);
  99                 memcpy(vb+20, attrib->f, sizeof(float)*4);
 100         }
 101
 102         /* draw */
 103         util_draw_vertex_buffer(&rctx->b, NULL, buf, blitter->vb_slot, offset,
 104                                 R600_PRIM_RECTANGLE_LIST, 3, 2);
 105         pipe_resource_reference(&buf, NULL);
 106 }
 107
 108 void r600_need_dma_space(struct r600_common_context *ctx, unsigned num_dw)
 109 {
 110         /* Flush if there's not enough space. */
 111         if ((num_dw + ctx->rings.dma.cs->cdw) > ctx->rings.dma.cs->max_dw) {
 112                 ctx->rings.dma.flush(ctx, RADEON_FLUSH_ASYNC, NULL);
 113                 assert((num_dw + ctx->rings.dma.cs->cdw) <= ctx->rings.dma.cs->max_dw);
 114         }
 115 }
 116
 117 static void r600_memory_barrier(struct pipe_context *ctx, unsigned flags)
 118 {
 119 }
 120
 121 void r600_preflush_suspend_features(struct r600_common_context *ctx)
 122 {
 123         /* Disable render condition. */
 124         ctx->saved_render_cond = NULL;
 125         ctx->saved_render_cond_cond = FALSE;
 126         ctx->saved_render_cond_mode = 0;
 127         if (ctx->current_render_cond) {
 128                 ctx->saved_render_cond = ctx->current_render_cond;
 129                 ctx->saved_render_cond_cond = ctx->current_render_cond_cond;
 130                 ctx->saved_render_cond_mode = ctx->current_render_cond_mode;
 131                 ctx->b.render_condition(&ctx->b, NULL, FALSE, 0);
 132         }
 133
 134         /* suspend queries */
 135         ctx->queries_suspended_for_flush = false;
 136         if (ctx->num_cs_dw_nontimer_queries_suspend) {
 137                 r600_suspend_nontimer_queries(ctx);
 138                 r600_suspend_timer_queries(ctx);
 139                 ctx->queries_suspended_for_flush = true;
 140         }
 141
 142         ctx->streamout.suspended = false;
 143         if (ctx->streamout.begin_emitted) {
 144                 r600_emit_streamout_end(ctx);
 145                 ctx->streamout.suspended = true;
 146         }
 147 }
 148
 149 void r600_postflush_resume_features(struct r600_common_context *ctx)
 150 {
 151         if (ctx->streamout.suspended) {
 152                 ctx->streamout.append_bitmask = ctx->streamout.enabled_mask;
 153                 r600_streamout_buffers_dirty(ctx);
 154         }
 155
 156         /* resume queries */
 157         if (ctx->queries_suspended_for_flush) {
 158                 r600_resume_nontimer_queries(ctx);
 159                 r600_resume_timer_queries(ctx);
 160         }
 161
 162         /* Re-enable render condition. */
 163         if (ctx->saved_render_cond) {
 164                 ctx->b.render_condition(&ctx->b, ctx->saved_render_cond,
 165                                           ctx->saved_render_cond_cond,
 166                                           ctx->saved_render_cond_mode);
 167         }
 168 }
 169
 170 static void r600_flush_from_st(struct pipe_context *ctx,
 171                                struct pipe_fence_handle **fence,
 172                                unsigned flags)
 173 {
 174         struct r600_common_context *rctx = (struct r600_common_context *)ctx;
 175         unsigned rflags = 0;
 176
 177         if (flags & PIPE_FLUSH_END_OF_FRAME)
 178                 rflags |= RADEON_FLUSH_END_OF_FRAME;
 179
 180         if (rctx->rings.dma.cs) {
 181                 rctx->rings.dma.flush(rctx, rflags, NULL);
 182         }
 183         rctx->rings.gfx.flush(rctx, rflags, fence);
 184 }
 185
 186 static void r600_flush_dma_ring(void *ctx, unsigned flags,
 187                                 struct pipe_fence_handle **fence)
 188 {
 189         struct r600_common_context *rctx = (struct r600_common_context *)ctx;
 190         struct radeon_winsys_cs *cs = rctx->rings.dma.cs;
 191
 192         if (!cs->cdw) {
 193                 return;
 194         }
 195
 196         rctx->rings.dma.flushing = true;
 197         rctx->ws->cs_flush(cs, flags, fence, 0);
 198         rctx->rings.dma.flushing = false;
 199 }
 200
 201 static enum pipe_reset_status r600_get_reset_status(struct pipe_context *ctx)
 202 {
 203         struct r600_common_context *rctx = (struct r600_common_context *)ctx;
 204         unsigned latest = rctx->ws->query_value(rctx->ws,
 205                                                 RADEON_GPU_RESET_COUNTER);
 206
 207         if (rctx->gpu_reset_counter == latest)
 208                 return PIPE_NO_RESET;
 209
 210         rctx->gpu_reset_counter = latest;
 211         return PIPE_UNKNOWN_CONTEXT_RESET;
 212 }
 213
 214 bool r600_common_context_init(struct r600_common_context *rctx,
 215                               struct r600_common_screen *rscreen)
 216 {
 217         util_slab_create(&rctx->pool_transfers,
 218                          sizeof(struct r600_transfer), 64,
 219                          UTIL_SLAB_SINGLETHREADED);
 220
 221         rctx->screen = rscreen;
 222         rctx->ws = rscreen->ws;
 223         rctx->family = rscreen->family;
 224         rctx->chip_class = rscreen->chip_class;
 225
 226         if (rscreen->family == CHIP_HAWAII)
 227                 rctx->max_db = 16;
 228         else if (rscreen->chip_class >= EVERGREEN)
 229                 rctx->max_db = 8;
 230         else
 231                 rctx->max_db = 4;
 232
 233         rctx->b.transfer_map = u_transfer_map_vtbl;
 234         rctx->b.transfer_flush_region = u_default_transfer_flush_region;
 235         rctx->b.transfer_unmap = u_transfer_unmap_vtbl;
 236         rctx->b.transfer_inline_write = u_default_transfer_inline_write;
 237         rctx->b.memory_barrier = r600_memory_barrier;
 238         rctx->b.flush = r600_flush_from_st;
 239
 240         if (rscreen->info.drm_major == 2 && rscreen->info.drm_minor >= 43) {
 241                 rctx->b.get_device_reset_status = r600_get_reset_status;
 242                 rctx->gpu_reset_counter =
 243                         rctx->ws->query_value(rctx->ws,
 244                                               RADEON_GPU_RESET_COUNTER);
 245         }
 246
 247         LIST_INITHEAD(&rctx->texture_buffers);
 248
 249         r600_init_context_texture_functions(rctx);
 250         r600_streamout_init(rctx);
 251         r600_query_init(rctx);
 252         cayman_init_msaa(&rctx->b);
 253
 254         rctx->allocator_so_filled_size = u_suballocator_create(&rctx->b, 4096, 4,
 255                                                                0, PIPE_USAGE_DEFAULT, TRUE);
 256         if (!rctx->allocator_so_filled_size)
 257                 return false;
 258
 259         rctx->uploader = u_upload_create(&rctx->b, 1024 * 1024, 256,
 260                                         PIPE_BIND_INDEX_BUFFER |
 261                                         PIPE_BIND_CONSTANT_BUFFER);
 262         if (!rctx->uploader)
 263                 return false;
 264
 265         rctx->ctx = rctx->ws->ctx_create(rctx->ws);
 266         if (!rctx->ctx)
 267                 return false;
 268
 269         if (rscreen->info.r600_has_dma && !(rscreen->debug_flags & DBG_NO_ASYNC_DMA)) {
 270                 rctx->rings.dma.cs = rctx->ws->cs_create(rctx->ctx, RING_DMA,
 271                                                          r600_flush_dma_ring,
 272                                                          rctx, NULL);
 273                 rctx->rings.dma.flush = r600_flush_dma_ring;
 274         }
 275
 276         return true;
 277 }
 278
 279 void r600_common_context_cleanup(struct r600_common_context *rctx)
 280 {
 281         if (rctx->rings.gfx.cs)
 282                 rctx->ws->cs_destroy(rctx->rings.gfx.cs);
 283         if (rctx->rings.dma.cs)
 284                 rctx->ws->cs_destroy(rctx->rings.dma.cs);
 285         if (rctx->ctx)
 286                 rctx->ws->ctx_destroy(rctx->ctx);
 287
 288         if (rctx->uploader) {
 289                 u_upload_destroy(rctx->uploader);
 290         }
 291
 292         util_slab_destroy(&rctx->pool_transfers);
 293
 294         if (rctx->allocator_so_filled_size) {
 295                 u_suballocator_destroy(rctx->allocator_so_filled_size);
 296         }
 297 }
 298
 299 void r600_context_add_resource_size(struct pipe_context *ctx, struct pipe_resource *r)
 300 {
 301         struct r600_common_context *rctx = (struct r600_common_context *)ctx;
 302         struct r600_resource *rr = (struct r600_resource *)r;
 303
 304         if (r == NULL) {
 305                 return;
 306         }
 307
 308         /*
 309          * The idea is to compute a gross estimate of memory requirement of
 310          * each draw call. After each draw call, memory will be precisely
 311          * accounted. So the uncertainty is only on the current draw call.
 312          * In practice this gave very good estimate (+/- 10% of the target
 313          * memory limit).
 314          */
 315         if (rr->domains & RADEON_DOMAIN_GTT) {
 316                 rctx->gtt += rr->buf->size;
 317         }
 318         if (rr->domains & RADEON_DOMAIN_VRAM) {
 319                 rctx->vram += rr->buf->size;
 320         }
 321 }
 322
 323 /*
 324  * pipe_screen
 325  */
 326
 327 static const struct debug_named_value common_debug_options[] = {
 328         /* logging */
 329         { "tex", DBG_TEX, "Print texture info" },
 330         { "texmip", DBG_TEXMIP, "Print texture info (mipmapped only)" },
 331         { "compute", DBG_COMPUTE, "Print compute info" },
 332         { "vm", DBG_VM, "Print virtual addresses when creating resources" },
 333         { "trace_cs", DBG_TRACE_CS, "Trace cs and write rlockup_<csid>.c file with faulty cs" },
 334         { "info", DBG_INFO, "Print driver information" },
 335
 336         /* shaders */
 337         { "fs", DBG_FS, "Print fetch shaders" },
 338         { "vs", DBG_VS, "Print vertex shaders" },
 339         { "gs", DBG_GS, "Print geometry shaders" },
 340         { "ps", DBG_PS, "Print pixel shaders" },
 341         { "cs", DBG_CS, "Print compute shaders" },
 342         { "tcs", DBG_TCS, "Print tessellation control shaders" },
 343         { "tes", DBG_TES, "Print tessellation evaluation shaders" },
 344         { "noir", DBG_NO_IR, "Don't print the LLVM IR"},
 345         { "notgsi", DBG_NO_TGSI, "Don't print the TGSI"},
 346         { "noasm", DBG_NO_ASM, "Don't print disassembled shaders"},
 347
 348         /* features */
 349         { "nodma", DBG_NO_ASYNC_DMA, "Disable asynchronous DMA" },
 350         { "nohyperz", DBG_NO_HYPERZ, "Disable Hyper-Z" },
 351         /* GL uses the word INVALIDATE, gallium uses the word DISCARD */
 352         { "noinvalrange", DBG_NO_DISCARD_RANGE, "Disable handling of INVALIDATE_RANGE map flags" },
 353         { "no2d", DBG_NO_2D_TILING, "Disable 2D tiling" },
 354         { "notiling", DBG_NO_TILING, "Disable tiling" },
 355         { "switch_on_eop", DBG_SWITCH_ON_EOP, "Program WD/IA to switch on end-of-packet." },
 356         { "forcedma", DBG_FORCE_DMA, "Use asynchronous DMA for all operations when possible." },
 357         { "precompile", DBG_PRECOMPILE, "Compile one shader variant at shader creation." },
 358         { "nowc", DBG_NO_WC, "Disable GTT write combining" },
 359
 360         DEBUG_NAMED_VALUE_END /* must be last */
 361 };
 362
 363 static const char* r600_get_vendor(struct pipe_screen* pscreen)
 364 {
 365         return "X.Org";
 366 }
 367
 368 static const char* r600_get_device_vendor(struct pipe_screen* pscreen)
 369 {
 370         return "AMD";
 371 }
 372
 373 static const char* r600_get_chip_name(struct r600_common_screen *rscreen)
 374 {
 375         switch (rscreen->info.family) {
 376         case CHIP_R600: return "AMD R600";
 377         case CHIP_RV610: return "AMD RV610";
 378         case CHIP_RV630: return "AMD RV630";
 379         case CHIP_RV670: return "AMD RV670";
 380         case CHIP_RV620: return "AMD RV620";
 381         case CHIP_RV635: return "AMD RV635";
 382         case CHIP_RS780: return "AMD RS780";
 383         case CHIP_RS880: return "AMD RS880";
 384         case CHIP_RV770: return "AMD RV770";
 385         case CHIP_RV730: return "AMD RV730";
 386         case CHIP_RV710: return "AMD RV710";
 387         case CHIP_RV740: return "AMD RV740";
 388         case CHIP_CEDAR: return "AMD CEDAR";
 389         case CHIP_REDWOOD: return "AMD REDWOOD";
 390         case CHIP_JUNIPER: return "AMD JUNIPER";
 391         case CHIP_CYPRESS: return "AMD CYPRESS";
 392         case CHIP_HEMLOCK: return "AMD HEMLOCK";
 393         case CHIP_PALM: return "AMD PALM";
 394         case CHIP_SUMO: return "AMD SUMO";
 395         case CHIP_SUMO2: return "AMD SUMO2";
 396         case CHIP_BARTS: return "AMD BARTS";
 397         case CHIP_TURKS: return "AMD TURKS";
 398         case CHIP_CAICOS: return "AMD CAICOS";
 399         case CHIP_CAYMAN: return "AMD CAYMAN";
 400         case CHIP_ARUBA: return "AMD ARUBA";
 401         case CHIP_TAHITI: return "AMD TAHITI";
 402         case CHIP_PITCAIRN: return "AMD PITCAIRN";
 403         case CHIP_VERDE: return "AMD CAPE VERDE";
 404         case CHIP_OLAND: return "AMD OLAND";
 405         case CHIP_HAINAN: return "AMD HAINAN";
 406         case CHIP_BONAIRE: return "AMD BONAIRE";
 407         case CHIP_KAVERI: return "AMD KAVERI";
 408         case CHIP_KABINI: return "AMD KABINI";
 409         case CHIP_HAWAII: return "AMD HAWAII";
 410         case CHIP_MULLINS: return "AMD MULLINS";
 411         default: return "AMD unknown";
 412         }
 413 }
 414
 415 static const char* r600_get_name(struct pipe_screen* pscreen)
 416 {
 417         struct r600_common_screen *rscreen = (struct r600_common_screen*)pscreen;
 418
 419         return rscreen->renderer_string;
 420 }
 421
 422 static float r600_get_paramf(struct pipe_screen* pscreen,
 423                              enum pipe_capf param)
 424 {
 425         struct r600_common_screen *rscreen = (struct r600_common_screen *)pscreen;
 426
 427         switch (param) {
 428         case PIPE_CAPF_MAX_LINE_WIDTH:
 429         case PIPE_CAPF_MAX_LINE_WIDTH_AA:
 430         case PIPE_CAPF_MAX_POINT_WIDTH:
 431         case PIPE_CAPF_MAX_POINT_WIDTH_AA:
 432                 if (rscreen->family >= CHIP_CEDAR)
 433                         return 16384.0f;
 434                 else
 435                         return 8192.0f;
 436         case PIPE_CAPF_MAX_TEXTURE_ANISOTROPY:
 437                 return 16.0f;
 438         case PIPE_CAPF_MAX_TEXTURE_LOD_BIAS:
 439                 return 16.0f;
 440         case PIPE_CAPF_GUARD_BAND_LEFT:
 441         case PIPE_CAPF_GUARD_BAND_TOP:
 442         case PIPE_CAPF_GUARD_BAND_RIGHT:
 443         case PIPE_CAPF_GUARD_BAND_BOTTOM:
 444                 return 0.0f;
 445         }
 446         return 0.0f;
 447 }
 448
 449 static int r600_get_video_param(struct pipe_screen *screen,
 450                                 enum pipe_video_profile profile,
 451                                 enum pipe_video_entrypoint entrypoint,
 452                                 enum pipe_video_cap param)
 453 {
 454         switch (param) {
 455         case PIPE_VIDEO_CAP_SUPPORTED:
 456                 return vl_profile_supported(screen, profile, entrypoint);
 457         case PIPE_VIDEO_CAP_NPOT_TEXTURES:
 458                 return 1;
 459         case PIPE_VIDEO_CAP_MAX_WIDTH:
 460         case PIPE_VIDEO_CAP_MAX_HEIGHT:
 461                 return vl_video_buffer_max_size(screen);
 462         case PIPE_VIDEO_CAP_PREFERED_FORMAT:
 463                 return PIPE_FORMAT_NV12;
 464         case PIPE_VIDEO_CAP_PREFERS_INTERLACED:
 465                 return false;
 466         case PIPE_VIDEO_CAP_SUPPORTS_INTERLACED:
 467                 return false;
 468         case PIPE_VIDEO_CAP_SUPPORTS_PROGRESSIVE:
 469                 return true;
 470         case PIPE_VIDEO_CAP_MAX_LEVEL:
 471                 return vl_level_supported(screen, profile);
 472         default:
 473                 return 0;
 474         }
 475 }
 476
 477 const char *r600_get_llvm_processor_name(enum radeon_family family)
 478 {
 479         switch (family) {
 480         case CHIP_R600:
 481         case CHIP_RV630:
 482         case CHIP_RV635:
 483         case CHIP_RV670:
 484                 return "r600";
 485         case CHIP_RV610:
 486         case CHIP_RV620:
 487         case CHIP_RS780:
 488         case CHIP_RS880:
 489                 return "rs880";
 490         case CHIP_RV710:
 491                 return "rv710";
 492         case CHIP_RV730:
 493                 return "rv730";
 494         case CHIP_RV740:
 495         case CHIP_RV770:
 496                 return "rv770";
 497         case CHIP_PALM:
 498         case CHIP_CEDAR:
 499                 return "cedar";
 500         case CHIP_SUMO:
 501         case CHIP_SUMO2:
 502                 return "sumo";
 503         case CHIP_REDWOOD:
 504                 return "redwood";
 505         case CHIP_JUNIPER:
 506                 return "juniper";
 507         case CHIP_HEMLOCK:
 508         case CHIP_CYPRESS:
 509                 return "cypress";
 510         case CHIP_BARTS:
 511                 return "barts";
 512         case CHIP_TURKS:
 513                 return "turks";
 514         case CHIP_CAICOS:
 515                 return "caicos";
 516         case CHIP_CAYMAN:
 517         case CHIP_ARUBA:
 518                 return "cayman";
 519
 520         case CHIP_TAHITI: return "tahiti";
 521         case CHIP_PITCAIRN: return "pitcairn";
 522         case CHIP_VERDE: return "verde";
 523         case CHIP_OLAND: return "oland";
 524         case CHIP_HAINAN: return "hainan";
 525         case CHIP_BONAIRE: return "bonaire";
 526         case CHIP_KABINI: return "kabini";
 527         case CHIP_KAVERI: return "kaveri";
 528         case CHIP_HAWAII: return "hawaii";
 529         case CHIP_MULLINS:
 530 #if HAVE_LLVM >= 0x0305
 531                 return "mullins";
 532 #else
 533                 return "kabini";
 534 #endif
 535         default: return "";
 536         }
 537 }
 538
 539 static int r600_get_compute_param(struct pipe_screen *screen,
 540         enum pipe_compute_cap param,
 541         void *ret)
 542 {
 543         struct r600_common_screen *rscreen = (struct r600_common_screen *)screen;
 544
 545         //TODO: select these params by asic
 546         switch (param) {
 547         case PIPE_COMPUTE_CAP_IR_TARGET: {
 548                 const char *gpu;
 549                 const char *triple;
 550                 if (rscreen->family <= CHIP_ARUBA || HAVE_LLVM < 0x0306) {
 551                         triple = "r600--";
 552                 } else {
 553                         triple = "amdgcn--";
 554                 }
 555                 switch(rscreen->family) {
 556                 /* Clang < 3.6 is missing Hainan in its list of
 557                  * GPUs, so we need to use the name of a similar GPU.
 558                  */
 559 #if HAVE_LLVM < 0x0306
 560                 case CHIP_HAINAN:
 561                         gpu = "oland";
 562                         break;
 563 #endif
 564                 default:
 565                         gpu = r600_get_llvm_processor_name(rscreen->family);
 566                         break;
 567                 }
 568                 if (ret) {
 569                         sprintf(ret, "%s-%s", gpu, triple);
 570                 }
 571                 /* +2 for dash and terminating NIL byte */
 572                 return (strlen(triple) + strlen(gpu) + 2) * sizeof(char);
 573         }
 574         case PIPE_COMPUTE_CAP_GRID_DIMENSION:
 575                 if (ret) {
 576                         uint64_t *grid_dimension = ret;
 577                         grid_dimension[0] = 3;
 578                 }
 579                 return 1 * sizeof(uint64_t);
 580
 581         case PIPE_COMPUTE_CAP_MAX_GRID_SIZE:
 582                 if (ret) {
 583                         uint64_t *grid_size = ret;
 584                         grid_size[0] = 65535;
 585                         grid_size[1] = 65535;
 586                         grid_size[2] = 1;
 587                 }
 588                 return 3 * sizeof(uint64_t) ;
 589
 590         case PIPE_COMPUTE_CAP_MAX_BLOCK_SIZE:
 591                 if (ret) {
 592                         uint64_t *block_size = ret;
 593                         block_size[0] = 256;
 594                         block_size[1] = 256;
 595                         block_size[2] = 256;
 596                 }
 597                 return 3 * sizeof(uint64_t);
 598
 599         case PIPE_COMPUTE_CAP_MAX_THREADS_PER_BLOCK:
 600                 if (ret) {
 601                         uint64_t *max_threads_per_block = ret;
 602                         *max_threads_per_block = 256;
 603                 }
 604                 return sizeof(uint64_t);
 605
 606         case PIPE_COMPUTE_CAP_MAX_GLOBAL_SIZE:
 607                 if (ret) {
 608                         uint64_t *max_global_size = ret;
 609                         uint64_t max_mem_alloc_size;
 610
 611                         r600_get_compute_param(screen,
 612                                 PIPE_COMPUTE_CAP_MAX_MEM_ALLOC_SIZE,
 613                                 &max_mem_alloc_size);
 614
 615                         /* In OpenCL, the MAX_MEM_ALLOC_SIZE must be at least
 616                          * 1/4 of the MAX_GLOBAL_SIZE.  Since the
 617                          * MAX_MEM_ALLOC_SIZE is fixed for older kernels,
 618                          * make sure we never report more than
 619                          * 4 * MAX_MEM_ALLOC_SIZE.
 620                          */
 621                         *max_global_size = MIN2(4 * max_mem_alloc_size,
 622                                 rscreen->info.gart_size +
 623                                 rscreen->info.vram_size);
 624                 }
 625                 return sizeof(uint64_t);
 626
 627         case PIPE_COMPUTE_CAP_MAX_LOCAL_SIZE:
 628                 if (ret) {
 629                         uint64_t *max_local_size = ret;
 630                         /* Value reported by the closed source driver. */
 631                         *max_local_size = 32768;
 632                 }
 633                 return sizeof(uint64_t);
 634
 635         case PIPE_COMPUTE_CAP_MAX_INPUT_SIZE:
 636                 if (ret) {
 637                         uint64_t *max_input_size = ret;
 638                         /* Value reported by the closed source driver. */
 639                         *max_input_size = 1024;
 640                 }
 641                 return sizeof(uint64_t);
 642
 643         case PIPE_COMPUTE_CAP_MAX_MEM_ALLOC_SIZE:
 644                 if (ret) {
 645                         uint64_t *max_mem_alloc_size = ret;
 646
 647                         /* XXX: The limit in older kernels is 256 MB.  We
 648                          * should add a query here for newer kernels.
 649                          */
 650                         *max_mem_alloc_size = 256 * 1024 * 1024;
 651                 }
 652                 return sizeof(uint64_t);
 653
 654         case PIPE_COMPUTE_CAP_MAX_CLOCK_FREQUENCY:
 655                 if (ret) {
 656                         uint32_t *max_clock_frequency = ret;
 657                         *max_clock_frequency = rscreen->info.max_sclk;
 658                 }
 659                 return sizeof(uint32_t);
 660
 661         case PIPE_COMPUTE_CAP_MAX_COMPUTE_UNITS:
 662                 if (ret) {
 663                         uint32_t *max_compute_units = ret;
 664                         *max_compute_units = rscreen->info.max_compute_units;
 665                 }
 666                 return sizeof(uint32_t);
 667
 668         case PIPE_COMPUTE_CAP_IMAGES_SUPPORTED:
 669                 if (ret) {
 670                         uint32_t *images_supported = ret;
 671                         *images_supported = 0;
 672                 }
 673                 return sizeof(uint32_t);
 674         case PIPE_COMPUTE_CAP_MAX_PRIVATE_SIZE:
 675                 break; /* unused */
 676         case PIPE_COMPUTE_CAP_SUBGROUP_SIZE:
 677                 if (ret) {
 678                         uint32_t *subgroup_size = ret;
 679                         *subgroup_size = r600_wavefront_size(rscreen->family);
 680                 }
 681                 return sizeof(uint32_t);
 682         }
 683
 684         fprintf(stderr, "unknown PIPE_COMPUTE_CAP %d\n", param);
 685         return 0;
 686 }
 687
 688 static uint64_t r600_get_timestamp(struct pipe_screen *screen)
 689 {
 690         struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
 691
 692         return 1000000 * rscreen->ws->query_value(rscreen->ws, RADEON_TIMESTAMP) /
 693                         rscreen->info.r600_clock_crystal_freq;
 694 }
 695
 696 static int r600_get_driver_query_info(struct pipe_screen *screen,
 697                                       unsigned index,
 698                                       struct pipe_driver_query_info *info)
 699 {
 700         struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
 701         struct pipe_driver_query_info list[] = {
 702                 {"num-compilations", R600_QUERY_NUM_COMPILATIONS, {0}, PIPE_DRIVER_QUERY_TYPE_UINT64,
 703                  PIPE_DRIVER_QUERY_RESULT_TYPE_CUMULATIVE},
 704                 {"num-shaders-created", R600_QUERY_NUM_SHADERS_CREATED, {0}, PIPE_DRIVER_QUERY_TYPE_UINT64,
 705                  PIPE_DRIVER_QUERY_RESULT_TYPE_CUMULATIVE},
 706                 {"draw-calls", R600_QUERY_DRAW_CALLS, {0}},
 707                 {"requested-VRAM", R600_QUERY_REQUESTED_VRAM, {rscreen->info.vram_size}, PIPE_DRIVER_QUERY_TYPE_BYTES},
 708                 {"requested-GTT", R600_QUERY_REQUESTED_GTT, {rscreen->info.gart_size}, PIPE_DRIVER_QUERY_TYPE_BYTES},
 709                 {"buffer-wait-time", R600_QUERY_BUFFER_WAIT_TIME, {0}, PIPE_DRIVER_QUERY_TYPE_MICROSECONDS,
 710                  PIPE_DRIVER_QUERY_RESULT_TYPE_CUMULATIVE},
 711                 {"num-cs-flushes", R600_QUERY_NUM_CS_FLUSHES, {0}},
 712                 {"num-bytes-moved", R600_QUERY_NUM_BYTES_MOVED, {0}, PIPE_DRIVER_QUERY_TYPE_BYTES,
 713                  PIPE_DRIVER_QUERY_RESULT_TYPE_CUMULATIVE},
 714                 {"VRAM-usage", R600_QUERY_VRAM_USAGE, {rscreen->info.vram_size}, PIPE_DRIVER_QUERY_TYPE_BYTES},
 715                 {"GTT-usage", R600_QUERY_GTT_USAGE, {rscreen->info.gart_size}, PIPE_DRIVER_QUERY_TYPE_BYTES},
 716                 {"temperature", R600_QUERY_GPU_TEMPERATURE, {100}},
 717                 {"shader-clock", R600_QUERY_CURRENT_GPU_SCLK, {0}, PIPE_DRIVER_QUERY_TYPE_HZ},
 718                 {"memory-clock", R600_QUERY_CURRENT_GPU_MCLK, {0}, PIPE_DRIVER_QUERY_TYPE_HZ},
 719                 {"GPU-load", R600_QUERY_GPU_LOAD, {100}}
 720         };
 721         unsigned num_queries;
 722
 723         if (rscreen->info.drm_major == 2 && rscreen->info.drm_minor >= 42)
 724                 num_queries = Elements(list);
 725         else
 726                 num_queries = 9;
 727
 728         if (!info)
 729                 return num_queries;
 730
 731         if (index >= num_queries)
 732                 return 0;
 733
 734         *info = list[index];
 735         return 1;
 736 }
 737
 738 static void r600_fence_reference(struct pipe_screen *screen,
 739                                  struct pipe_fence_handle **ptr,
 740                                  struct pipe_fence_handle *fence)
 741 {
 742         struct radeon_winsys *rws = ((struct r600_common_screen*)screen)->ws;
 743
 744         rws->fence_reference(ptr, fence);
 745 }
 746
 747 static boolean r600_fence_finish(struct pipe_screen *screen,
 748                                  struct pipe_fence_handle *fence,
 749                                  uint64_t timeout)
 750 {
 751         struct radeon_winsys *rws = ((struct r600_common_screen*)screen)->ws;
 752
 753         return rws->fence_wait(rws, fence, timeout);
 754 }
 755
 756 static bool r600_interpret_tiling(struct r600_common_screen *rscreen,
 757                                   uint32_t tiling_config)
 758 {
 759         switch ((tiling_config & 0xe) >> 1) {
 760         case 0:
 761                 rscreen->tiling_info.num_channels = 1;
 762                 break;
 763         case 1:
 764                 rscreen->tiling_info.num_channels = 2;
 765                 break;
 766         case 2:
 767                 rscreen->tiling_info.num_channels = 4;
 768                 break;
 769         case 3:
 770                 rscreen->tiling_info.num_channels = 8;
 771                 break;
 772         default:
 773                 return false;
 774         }
 775
 776         switch ((tiling_config & 0x30) >> 4) {
 777         case 0:
 778                 rscreen->tiling_info.num_banks = 4;
 779                 break;
 780         case 1:
 781                 rscreen->tiling_info.num_banks = 8;
 782                 break;
 783         default:
 784                 return false;
 785
 786         }
 787         switch ((tiling_config & 0xc0) >> 6) {
 788         case 0:
 789                 rscreen->tiling_info.group_bytes = 256;
 790                 break;
 791         case 1:
 792                 rscreen->tiling_info.group_bytes = 512;
 793                 break;
 794         default:
 795                 return false;
 796         }
 797         return true;
 798 }
 799
 800 static bool evergreen_interpret_tiling(struct r600_common_screen *rscreen,
 801                                        uint32_t tiling_config)
 802 {
 803         switch (tiling_config & 0xf) {
 804         case 0:
 805                 rscreen->tiling_info.num_channels = 1;
 806                 break;
 807         case 1:
 808                 rscreen->tiling_info.num_channels = 2;
 809                 break;
 810         case 2:
 811                 rscreen->tiling_info.num_channels = 4;
 812                 break;
 813         case 3:
 814                 rscreen->tiling_info.num_channels = 8;
 815                 break;
 816         default:
 817                 return false;
 818         }
 819
 820         switch ((tiling_config & 0xf0) >> 4) {
 821         case 0:
 822                 rscreen->tiling_info.num_banks = 4;
 823                 break;
 824         case 1:
 825                 rscreen->tiling_info.num_banks = 8;
 826                 break;
 827         case 2:
 828                 rscreen->tiling_info.num_banks = 16;
 829                 break;
 830         default:
 831                 return false;
 832         }
 833
 834         switch ((tiling_config & 0xf00) >> 8) {
 835         case 0:
 836                 rscreen->tiling_info.group_bytes = 256;
 837                 break;
 838         case 1:
 839                 rscreen->tiling_info.group_bytes = 512;
 840                 break;
 841         default:
 842                 return false;
 843         }
 844         return true;
 845 }
 846
 847 static bool r600_init_tiling(struct r600_common_screen *rscreen)
 848 {
 849         uint32_t tiling_config = rscreen->info.r600_tiling_config;
 850
 851         /* set default group bytes, overridden by tiling info ioctl */
 852         if (rscreen->chip_class <= R700) {
 853                 rscreen->tiling_info.group_bytes = 256;
 854         } else {
 855                 rscreen->tiling_info.group_bytes = 512;
 856         }
 857
 858         if (!tiling_config)
 859                 return true;
 860
 861         if (rscreen->chip_class <= R700) {
 862                 return r600_interpret_tiling(rscreen, tiling_config);
 863         } else {
 864                 return evergreen_interpret_tiling(rscreen, tiling_config);
 865         }
 866 }
 867
 868 struct pipe_resource *r600_resource_create_common(struct pipe_screen *screen,
 869                                                   const struct pipe_resource *templ)
 870 {
 871         if (templ->target == PIPE_BUFFER) {
 872                 return r600_buffer_create(screen, templ, 4096);
 873         } else {
 874                 return r600_texture_create(screen, templ);
 875         }
 876 }
 877
 878 bool r600_common_screen_init(struct r600_common_screen *rscreen,
 879                              struct radeon_winsys *ws)
 880 {
 881         char llvm_string[32] = {};
 882
 883         ws->query_info(ws, &rscreen->info);
 884
 885 #if HAVE_LLVM
 886         snprintf(llvm_string, sizeof(llvm_string),
 887                  ", LLVM %i.%i.%i", (HAVE_LLVM >> 8) & 0xff,
 888                  HAVE_LLVM & 0xff, MESA_LLVM_VERSION_PATCH);
 889 #endif
 890
 891         snprintf(rscreen->renderer_string, sizeof(rscreen->renderer_string),
 892                  "%s (DRM %i.%i.%i%s)",
 893                  r600_get_chip_name(rscreen), rscreen->info.drm_major,
 894                  rscreen->info.drm_minor, rscreen->info.drm_patchlevel,
 895                  llvm_string);
 896
 897         rscreen->b.get_name = r600_get_name;
 898         rscreen->b.get_vendor = r600_get_vendor;
 899         rscreen->b.get_device_vendor = r600_get_device_vendor;
 900         rscreen->b.get_compute_param = r600_get_compute_param;
 901         rscreen->b.get_paramf = r600_get_paramf;
 902         rscreen->b.get_driver_query_info = r600_get_driver_query_info;
 903         rscreen->b.get_timestamp = r600_get_timestamp;
 904         rscreen->b.fence_finish = r600_fence_finish;
 905         rscreen->b.fence_reference = r600_fence_reference;
 906         rscreen->b.resource_destroy = u_resource_destroy_vtbl;
 907         rscreen->b.resource_from_user_memory = r600_buffer_from_user_memory;
 908
 909         if (rscreen->info.has_uvd) {
 910                 rscreen->b.get_video_param = rvid_get_video_param;
 911                 rscreen->b.is_video_format_supported = rvid_is_format_supported;
 912         } else {
 913                 rscreen->b.get_video_param = r600_get_video_param;
 914                 rscreen->b.is_video_format_supported = vl_video_buffer_is_format_supported;
 915         }
 916
 917         r600_init_screen_texture_functions(rscreen);
 918
 919         rscreen->ws = ws;
 920         rscreen->family = rscreen->info.family;
 921         rscreen->chip_class = rscreen->info.chip_class;
 922         rscreen->debug_flags = debug_get_flags_option("R600_DEBUG", common_debug_options, 0);
 923
 924         if (!r600_init_tiling(rscreen)) {
 925                 return false;
 926         }
 927         util_format_s3tc_init();
 928         pipe_mutex_init(rscreen->aux_context_lock);
 929         pipe_mutex_init(rscreen->gpu_load_mutex);
 930
 931         if (((rscreen->info.drm_major == 2 && rscreen->info.drm_minor >= 28) ||
 932              rscreen->info.drm_major == 3) &&
 933             (rscreen->debug_flags & DBG_TRACE_CS)) {
 934                 rscreen->trace_bo = (struct r600_resource*)pipe_buffer_create(&rscreen->b,
 935                                                                                 PIPE_BIND_CUSTOM,
 936                                                                                 PIPE_USAGE_STAGING,
 937                                                                                 4096);
 938                 if (rscreen->trace_bo) {
 939                         rscreen->trace_ptr = rscreen->ws->buffer_map(rscreen->trace_bo->cs_buf, NULL,
 940                                                                         PIPE_TRANSFER_UNSYNCHRONIZED);
 941                 }
 942         }
 943
 944         if (rscreen->debug_flags & DBG_INFO) {
 945                 printf("pci_id = 0x%x\n", rscreen->info.pci_id);
 946                 printf("family = %i\n", rscreen->info.family);
 947                 printf("chip_class = %i\n", rscreen->info.chip_class);
 948                 printf("gart_size = %i MB\n", (int)(rscreen->info.gart_size >> 20));
 949                 printf("vram_size = %i MB\n", (int)(rscreen->info.vram_size >> 20));
 950                 printf("max_sclk = %i\n", rscreen->info.max_sclk);
 951                 printf("max_compute_units = %i\n", rscreen->info.max_compute_units);
 952                 printf("max_se = %i\n", rscreen->info.max_se);
 953                 printf("max_sh_per_se = %i\n", rscreen->info.max_sh_per_se);
 954                 printf("drm = %i.%i.%i\n", rscreen->info.drm_major,
 955                        rscreen->info.drm_minor, rscreen->info.drm_patchlevel);
 956                 printf("has_uvd = %i\n", rscreen->info.has_uvd);
 957                 printf("vce_fw_version = %i\n", rscreen->info.vce_fw_version);
 958                 printf("r600_num_backends = %i\n", rscreen->info.r600_num_backends);
 959                 printf("r600_clock_crystal_freq = %i\n", rscreen->info.r600_clock_crystal_freq);
 960                 printf("r600_tiling_config = 0x%x\n", rscreen->info.r600_tiling_config);
 961                 printf("r600_num_tile_pipes = %i\n", rscreen->info.r600_num_tile_pipes);
 962                 printf("r600_max_pipes = %i\n", rscreen->info.r600_max_pipes);
 963                 printf("r600_virtual_address = %i\n", rscreen->info.r600_virtual_address);
 964                 printf("r600_has_dma = %i\n", rscreen->info.r600_has_dma);
 965                 printf("r600_backend_map = %i\n", rscreen->info.r600_backend_map);
 966                 printf("r600_backend_map_valid = %i\n", rscreen->info.r600_backend_map_valid);
 967                 printf("si_tile_mode_array_valid = %i\n", rscreen->info.si_tile_mode_array_valid);
 968                 printf("cik_macrotile_mode_array_valid = %i\n", rscreen->info.cik_macrotile_mode_array_valid);
 969         }
 970         return true;
 971 }
 972
 973 void r600_destroy_common_screen(struct r600_common_screen *rscreen)
 974 {
 975         r600_gpu_load_kill_thread(rscreen);
 976
 977         pipe_mutex_destroy(rscreen->gpu_load_mutex);
 978         pipe_mutex_destroy(rscreen->aux_context_lock);
 979         rscreen->aux_context->destroy(rscreen->aux_context);
 980
 981         if (rscreen->trace_bo)
 982                 pipe_resource_reference((struct pipe_resource**)&rscreen->trace_bo, NULL);
 983
 984         rscreen->ws->destroy(rscreen->ws);
 985         FREE(rscreen);
 986 }
 987
 988 bool r600_can_dump_shader(struct r600_common_screen *rscreen,
 989                           const struct tgsi_token *tokens)
 990 {
 991         /* Compute shader don't have tgsi_tokens */
 992         if (!tokens)
 993                 return (rscreen->debug_flags & DBG_CS) != 0;
 994
 995         switch (tgsi_get_processor_type(tokens)) {
 996         case TGSI_PROCESSOR_VERTEX:
 997                 return (rscreen->debug_flags & DBG_VS) != 0;
 998         case TGSI_PROCESSOR_TESS_CTRL:
 999                 return (rscreen->debug_flags & DBG_TCS) != 0;
1000         case TGSI_PROCESSOR_TESS_EVAL:
1001                 return (rscreen->debug_flags & DBG_TES) != 0;
1002         case TGSI_PROCESSOR_GEOMETRY:
1003                 return (rscreen->debug_flags & DBG_GS) != 0;
1004         case TGSI_PROCESSOR_FRAGMENT:
1005                 return (rscreen->debug_flags & DBG_PS) != 0;
1006         case TGSI_PROCESSOR_COMPUTE:
1007                 return (rscreen->debug_flags & DBG_CS) != 0;
1008         default:
1009                 return false;
1010         }
1011 }
1012
1013 void r600_screen_clear_buffer(struct r600_common_screen *rscreen, struct pipe_resource *dst,
1014                               unsigned offset, unsigned size, unsigned value,
1015                               bool is_framebuffer)
1016 {
1017         struct r600_common_context *rctx = (struct r600_common_context*)rscreen->aux_context;
1018
1019         pipe_mutex_lock(rscreen->aux_context_lock);
1020         rctx->clear_buffer(&rctx->b, dst, offset, size, value, is_framebuffer);
1021         rscreen->aux_context->flush(rscreen->aux_context, NULL, 0);
1022         pipe_mutex_unlock(rscreen->aux_context_lock);
1023 }