projects / mesa.git / blob
? search:


c7b2d946a918dbd2e717c9ab48aaf79640480074
[mesa.git] / src / gallium / drivers / radeon / r600_query.c
1 /*
2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 * Copyright 2014 Marek Olšák <marek.olsak@amd.com>
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * on the rights to use, copy, modify, merge, publish, distribute, sub
9 * license, and/or sell copies of the Software, and to permit persons to whom
10 * the Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice (including the next
13 * paragraph) shall be included in all copies or substantial portions of the
14 * Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
20 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
21 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
22 * USE OR OTHER DEALINGS IN THE SOFTWARE.
23 */
24
25 #include "radeonsi/si_pipe.h"
26 #include "r600_query.h"
27 #include "r600_cs.h"
28 #include "util/u_memory.h"
29 #include "util/u_upload_mgr.h"
30 #include "util/os_time.h"
31 #include "tgsi/tgsi_text.h"
32 #include "amd/common/sid.h"
33
34 #define R600_MAX_STREAMS 4
35
36 struct r600_hw_query_params {
37 unsigned start_offset;
38 unsigned end_offset;
39 unsigned fence_offset;
40 unsigned pair_stride;
41 unsigned pair_count;
42 };
43
44 /* Queries without buffer handling or suspend/resume. */
45 struct r600_query_sw {
46 struct r600_query b;
47
48 uint64_t begin_result;
49 uint64_t end_result;
50
51 uint64_t begin_time;
52 uint64_t end_time;
53
54 /* Fence for GPU_FINISHED. */
55 struct pipe_fence_handle *fence;
56 };
57
58 static void r600_query_sw_destroy(struct si_screen *sscreen,
59 struct r600_query *rquery)
60 {
61 struct r600_query_sw *query = (struct r600_query_sw *)rquery;
62
63 sscreen->b.fence_reference(&sscreen->b, &query->fence, NULL);
64 FREE(query);
65 }
66
67 static enum radeon_value_id winsys_id_from_type(unsigned type)
68 {
69 switch (type) {
70 case R600_QUERY_REQUESTED_VRAM: return RADEON_REQUESTED_VRAM_MEMORY;
71 case R600_QUERY_REQUESTED_GTT: return RADEON_REQUESTED_GTT_MEMORY;
72 case R600_QUERY_MAPPED_VRAM: return RADEON_MAPPED_VRAM;
73 case R600_QUERY_MAPPED_GTT: return RADEON_MAPPED_GTT;
74 case R600_QUERY_BUFFER_WAIT_TIME: return RADEON_BUFFER_WAIT_TIME_NS;
75 case R600_QUERY_NUM_MAPPED_BUFFERS: return RADEON_NUM_MAPPED_BUFFERS;
76 case R600_QUERY_NUM_GFX_IBS: return RADEON_NUM_GFX_IBS;
77 case R600_QUERY_NUM_SDMA_IBS: return RADEON_NUM_SDMA_IBS;
78 case R600_QUERY_GFX_BO_LIST_SIZE: return RADEON_GFX_BO_LIST_COUNTER;
79 case R600_QUERY_GFX_IB_SIZE: return RADEON_GFX_IB_SIZE_COUNTER;
80 case R600_QUERY_NUM_BYTES_MOVED: return RADEON_NUM_BYTES_MOVED;
81 case R600_QUERY_NUM_EVICTIONS: return RADEON_NUM_EVICTIONS;
82 case R600_QUERY_NUM_VRAM_CPU_PAGE_FAULTS: return RADEON_NUM_VRAM_CPU_PAGE_FAULTS;
83 case R600_QUERY_VRAM_USAGE: return RADEON_VRAM_USAGE;
84 case R600_QUERY_VRAM_VIS_USAGE: return RADEON_VRAM_VIS_USAGE;
85 case R600_QUERY_GTT_USAGE: return RADEON_GTT_USAGE;
86 case R600_QUERY_GPU_TEMPERATURE: return RADEON_GPU_TEMPERATURE;
87 case R600_QUERY_CURRENT_GPU_SCLK: return RADEON_CURRENT_SCLK;
88 case R600_QUERY_CURRENT_GPU_MCLK: return RADEON_CURRENT_MCLK;
89 case R600_QUERY_CS_THREAD_BUSY: return RADEON_CS_THREAD_TIME;
90 default: unreachable("query type does not correspond to winsys id");
91 }
92 }
93
94 static bool r600_query_sw_begin(struct r600_common_context *rctx,
95 struct r600_query *rquery)
96 {
97 struct r600_query_sw *query = (struct r600_query_sw *)rquery;
98 enum radeon_value_id ws_id;
99
100 switch(query->b.type) {
101 case PIPE_QUERY_TIMESTAMP_DISJOINT:
102 case PIPE_QUERY_GPU_FINISHED:
103 break;
104 case R600_QUERY_DRAW_CALLS:
105 query->begin_result = rctx->num_draw_calls;
106 break;
107 case R600_QUERY_DECOMPRESS_CALLS:
108 query->begin_result = rctx->num_decompress_calls;
109 break;
110 case R600_QUERY_MRT_DRAW_CALLS:
111 query->begin_result = rctx->num_mrt_draw_calls;
112 break;
113 case R600_QUERY_PRIM_RESTART_CALLS:
114 query->begin_result = rctx->num_prim_restart_calls;
115 break;
116 case R600_QUERY_SPILL_DRAW_CALLS:
117 query->begin_result = rctx->num_spill_draw_calls;
118 break;
119 case R600_QUERY_COMPUTE_CALLS:
120 query->begin_result = rctx->num_compute_calls;
121 break;
122 case R600_QUERY_SPILL_COMPUTE_CALLS:
123 query->begin_result = rctx->num_spill_compute_calls;
124 break;
125 case R600_QUERY_DMA_CALLS:
126 query->begin_result = rctx->num_dma_calls;
127 break;
128 case R600_QUERY_CP_DMA_CALLS:
129 query->begin_result = rctx->num_cp_dma_calls;
130 break;
131 case R600_QUERY_NUM_VS_FLUSHES:
132 query->begin_result = rctx->num_vs_flushes;
133 break;
134 case R600_QUERY_NUM_PS_FLUSHES:
135 query->begin_result = rctx->num_ps_flushes;
136 break;
137 case R600_QUERY_NUM_CS_FLUSHES:
138 query->begin_result = rctx->num_cs_flushes;
139 break;
140 case R600_QUERY_NUM_CB_CACHE_FLUSHES:
141 query->begin_result = rctx->num_cb_cache_flushes;
142 break;
143 case R600_QUERY_NUM_DB_CACHE_FLUSHES:
144 query->begin_result = rctx->num_db_cache_flushes;
145 break;
146 case R600_QUERY_NUM_L2_INVALIDATES:
147 query->begin_result = rctx->num_L2_invalidates;
148 break;
149 case R600_QUERY_NUM_L2_WRITEBACKS:
150 query->begin_result = rctx->num_L2_writebacks;
151 break;
152 case R600_QUERY_NUM_RESIDENT_HANDLES:
153 query->begin_result = rctx->num_resident_handles;
154 break;
155 case R600_QUERY_TC_OFFLOADED_SLOTS:
156 query->begin_result = rctx->tc ? rctx->tc->num_offloaded_slots : 0;
157 break;
158 case R600_QUERY_TC_DIRECT_SLOTS:
159 query->begin_result = rctx->tc ? rctx->tc->num_direct_slots : 0;
160 break;
161 case R600_QUERY_TC_NUM_SYNCS:
162 query->begin_result = rctx->tc ? rctx->tc->num_syncs : 0;
163 break;
164 case R600_QUERY_REQUESTED_VRAM:
165 case R600_QUERY_REQUESTED_GTT:
166 case R600_QUERY_MAPPED_VRAM:
167 case R600_QUERY_MAPPED_GTT:
168 case R600_QUERY_VRAM_USAGE:
169 case R600_QUERY_VRAM_VIS_USAGE:
170 case R600_QUERY_GTT_USAGE:
171 case R600_QUERY_GPU_TEMPERATURE:
172 case R600_QUERY_CURRENT_GPU_SCLK:
173 case R600_QUERY_CURRENT_GPU_MCLK:
174 case R600_QUERY_BACK_BUFFER_PS_DRAW_RATIO:
175 case R600_QUERY_NUM_MAPPED_BUFFERS:
176 query->begin_result = 0;
177 break;
178 case R600_QUERY_BUFFER_WAIT_TIME:
179 case R600_QUERY_GFX_IB_SIZE:
180 case R600_QUERY_NUM_GFX_IBS:
181 case R600_QUERY_NUM_SDMA_IBS:
182 case R600_QUERY_NUM_BYTES_MOVED:
183 case R600_QUERY_NUM_EVICTIONS:
184 case R600_QUERY_NUM_VRAM_CPU_PAGE_FAULTS: {
185 enum radeon_value_id ws_id = winsys_id_from_type(query->b.type);
186 query->begin_result = rctx->ws->query_value(rctx->ws, ws_id);
187 break;
188 }
189 case R600_QUERY_GFX_BO_LIST_SIZE:
190 ws_id = winsys_id_from_type(query->b.type);
191 query->begin_result = rctx->ws->query_value(rctx->ws, ws_id);
192 query->begin_time = rctx->ws->query_value(rctx->ws,
193 RADEON_NUM_GFX_IBS);
194 break;
195 case R600_QUERY_CS_THREAD_BUSY:
196 ws_id = winsys_id_from_type(query->b.type);
197 query->begin_result = rctx->ws->query_value(rctx->ws, ws_id);
198 query->begin_time = os_time_get_nano();
199 break;
200 case R600_QUERY_GALLIUM_THREAD_BUSY:
201 query->begin_result =
202 rctx->tc ? util_queue_get_thread_time_nano(&rctx->tc->queue, 0) : 0;
203 query->begin_time = os_time_get_nano();
204 break;
205 case R600_QUERY_GPU_LOAD:
206 case R600_QUERY_GPU_SHADERS_BUSY:
207 case R600_QUERY_GPU_TA_BUSY:
208 case R600_QUERY_GPU_GDS_BUSY:
209 case R600_QUERY_GPU_VGT_BUSY:
210 case R600_QUERY_GPU_IA_BUSY:
211 case R600_QUERY_GPU_SX_BUSY:
212 case R600_QUERY_GPU_WD_BUSY:
213 case R600_QUERY_GPU_BCI_BUSY:
214 case R600_QUERY_GPU_SC_BUSY:
215 case R600_QUERY_GPU_PA_BUSY:
216 case R600_QUERY_GPU_DB_BUSY:
217 case R600_QUERY_GPU_CP_BUSY:
218 case R600_QUERY_GPU_CB_BUSY:
219 case R600_QUERY_GPU_SDMA_BUSY:
220 case R600_QUERY_GPU_PFP_BUSY:
221 case R600_QUERY_GPU_MEQ_BUSY:
222 case R600_QUERY_GPU_ME_BUSY:
223 case R600_QUERY_GPU_SURF_SYNC_BUSY:
224 case R600_QUERY_GPU_CP_DMA_BUSY:
225 case R600_QUERY_GPU_SCRATCH_RAM_BUSY:
226 query->begin_result = si_begin_counter(rctx->screen,
227 query->b.type);
228 break;
229 case R600_QUERY_NUM_COMPILATIONS:
230 query->begin_result = p_atomic_read(&rctx->screen->num_compilations);
231 break;
232 case R600_QUERY_NUM_SHADERS_CREATED:
233 query->begin_result = p_atomic_read(&rctx->screen->num_shaders_created);
234 break;
235 case R600_QUERY_NUM_SHADER_CACHE_HITS:
236 query->begin_result =
237 p_atomic_read(&rctx->screen->num_shader_cache_hits);
238 break;
239 case R600_QUERY_GPIN_ASIC_ID:
240 case R600_QUERY_GPIN_NUM_SIMD:
241 case R600_QUERY_GPIN_NUM_RB:
242 case R600_QUERY_GPIN_NUM_SPI:
243 case R600_QUERY_GPIN_NUM_SE:
244 break;
245 default:
246 unreachable("r600_query_sw_begin: bad query type");
247 }
248
249 return true;
250 }
251
252 static bool r600_query_sw_end(struct r600_common_context *rctx,
253 struct r600_query *rquery)
254 {
255 struct r600_query_sw *query = (struct r600_query_sw *)rquery;
256 enum radeon_value_id ws_id;
257
258 switch(query->b.type) {
259 case PIPE_QUERY_TIMESTAMP_DISJOINT:
260 break;
261 case PIPE_QUERY_GPU_FINISHED:
262 rctx->b.flush(&rctx->b, &query->fence, PIPE_FLUSH_DEFERRED);
263 break;
264 case R600_QUERY_DRAW_CALLS:
265 query->end_result = rctx->num_draw_calls;
266 break;
267 case R600_QUERY_DECOMPRESS_CALLS:
268 query->end_result = rctx->num_decompress_calls;
269 break;
270 case R600_QUERY_MRT_DRAW_CALLS:
271 query->end_result = rctx->num_mrt_draw_calls;
272 break;
273 case R600_QUERY_PRIM_RESTART_CALLS:
274 query->end_result = rctx->num_prim_restart_calls;
275 break;
276 case R600_QUERY_SPILL_DRAW_CALLS:
277 query->end_result = rctx->num_spill_draw_calls;
278 break;
279 case R600_QUERY_COMPUTE_CALLS:
280 query->end_result = rctx->num_compute_calls;
281 break;
282 case R600_QUERY_SPILL_COMPUTE_CALLS:
283 query->end_result = rctx->num_spill_compute_calls;
284 break;
285 case R600_QUERY_DMA_CALLS:
286 query->end_result = rctx->num_dma_calls;
287 break;
288 case R600_QUERY_CP_DMA_CALLS:
289 query->end_result = rctx->num_cp_dma_calls;
290 break;
291 case R600_QUERY_NUM_VS_FLUSHES:
292 query->end_result = rctx->num_vs_flushes;
293 break;
294 case R600_QUERY_NUM_PS_FLUSHES:
295 query->end_result = rctx->num_ps_flushes;
296 break;
297 case R600_QUERY_NUM_CS_FLUSHES:
298 query->end_result = rctx->num_cs_flushes;
299 break;
300 case R600_QUERY_NUM_CB_CACHE_FLUSHES:
301 query->end_result = rctx->num_cb_cache_flushes;
302 break;
303 case R600_QUERY_NUM_DB_CACHE_FLUSHES:
304 query->end_result = rctx->num_db_cache_flushes;
305 break;
306 case R600_QUERY_NUM_L2_INVALIDATES:
307 query->end_result = rctx->num_L2_invalidates;
308 break;
309 case R600_QUERY_NUM_L2_WRITEBACKS:
310 query->end_result = rctx->num_L2_writebacks;
311 break;
312 case R600_QUERY_NUM_RESIDENT_HANDLES:
313 query->end_result = rctx->num_resident_handles;
314 break;
315 case R600_QUERY_TC_OFFLOADED_SLOTS:
316 query->end_result = rctx->tc ? rctx->tc->num_offloaded_slots : 0;
317 break;
318 case R600_QUERY_TC_DIRECT_SLOTS:
319 query->end_result = rctx->tc ? rctx->tc->num_direct_slots : 0;
320 break;
321 case R600_QUERY_TC_NUM_SYNCS:
322 query->end_result = rctx->tc ? rctx->tc->num_syncs : 0;
323 break;
324 case R600_QUERY_REQUESTED_VRAM:
325 case R600_QUERY_REQUESTED_GTT:
326 case R600_QUERY_MAPPED_VRAM:
327 case R600_QUERY_MAPPED_GTT:
328 case R600_QUERY_VRAM_USAGE:
329 case R600_QUERY_VRAM_VIS_USAGE:
330 case R600_QUERY_GTT_USAGE:
331 case R600_QUERY_GPU_TEMPERATURE:
332 case R600_QUERY_CURRENT_GPU_SCLK:
333 case R600_QUERY_CURRENT_GPU_MCLK:
334 case R600_QUERY_BUFFER_WAIT_TIME:
335 case R600_QUERY_GFX_IB_SIZE:
336 case R600_QUERY_NUM_MAPPED_BUFFERS:
337 case R600_QUERY_NUM_GFX_IBS:
338 case R600_QUERY_NUM_SDMA_IBS:
339 case R600_QUERY_NUM_BYTES_MOVED:
340 case R600_QUERY_NUM_EVICTIONS:
341 case R600_QUERY_NUM_VRAM_CPU_PAGE_FAULTS: {
342 enum radeon_value_id ws_id = winsys_id_from_type(query->b.type);
343 query->end_result = rctx->ws->query_value(rctx->ws, ws_id);
344 break;
345 }
346 case R600_QUERY_GFX_BO_LIST_SIZE:
347 ws_id = winsys_id_from_type(query->b.type);
348 query->end_result = rctx->ws->query_value(rctx->ws, ws_id);
349 query->end_time = rctx->ws->query_value(rctx->ws,
350 RADEON_NUM_GFX_IBS);
351 break;
352 case R600_QUERY_CS_THREAD_BUSY:
353 ws_id = winsys_id_from_type(query->b.type);
354 query->end_result = rctx->ws->query_value(rctx->ws, ws_id);
355 query->end_time = os_time_get_nano();
356 break;
357 case R600_QUERY_GALLIUM_THREAD_BUSY:
358 query->end_result =
359 rctx->tc ? util_queue_get_thread_time_nano(&rctx->tc->queue, 0) : 0;
360 query->end_time = os_time_get_nano();
361 break;
362 case R600_QUERY_GPU_LOAD:
363 case R600_QUERY_GPU_SHADERS_BUSY:
364 case R600_QUERY_GPU_TA_BUSY:
365 case R600_QUERY_GPU_GDS_BUSY:
366 case R600_QUERY_GPU_VGT_BUSY:
367 case R600_QUERY_GPU_IA_BUSY:
368 case R600_QUERY_GPU_SX_BUSY:
369 case R600_QUERY_GPU_WD_BUSY:
370 case R600_QUERY_GPU_BCI_BUSY:
371 case R600_QUERY_GPU_SC_BUSY:
372 case R600_QUERY_GPU_PA_BUSY:
373 case R600_QUERY_GPU_DB_BUSY:
374 case R600_QUERY_GPU_CP_BUSY:
375 case R600_QUERY_GPU_CB_BUSY:
376 case R600_QUERY_GPU_SDMA_BUSY:
377 case R600_QUERY_GPU_PFP_BUSY:
378 case R600_QUERY_GPU_MEQ_BUSY:
379 case R600_QUERY_GPU_ME_BUSY:
380 case R600_QUERY_GPU_SURF_SYNC_BUSY:
381 case R600_QUERY_GPU_CP_DMA_BUSY:
382 case R600_QUERY_GPU_SCRATCH_RAM_BUSY:
383 query->end_result = si_end_counter(rctx->screen,
384 query->b.type,
385 query->begin_result);
386 query->begin_result = 0;
387 break;
388 case R600_QUERY_NUM_COMPILATIONS:
389 query->end_result = p_atomic_read(&rctx->screen->num_compilations);
390 break;
391 case R600_QUERY_NUM_SHADERS_CREATED:
392 query->end_result = p_atomic_read(&rctx->screen->num_shaders_created);
393 break;
394 case R600_QUERY_BACK_BUFFER_PS_DRAW_RATIO:
395 query->end_result = rctx->last_tex_ps_draw_ratio;
396 break;
397 case R600_QUERY_NUM_SHADER_CACHE_HITS:
398 query->end_result =
399 p_atomic_read(&rctx->screen->num_shader_cache_hits);
400 break;
401 case R600_QUERY_GPIN_ASIC_ID:
402 case R600_QUERY_GPIN_NUM_SIMD:
403 case R600_QUERY_GPIN_NUM_RB:
404 case R600_QUERY_GPIN_NUM_SPI:
405 case R600_QUERY_GPIN_NUM_SE:
406 break;
407 default:
408 unreachable("r600_query_sw_end: bad query type");
409 }
410
411 return true;
412 }
413
414 static bool r600_query_sw_get_result(struct r600_common_context *rctx,
415 struct r600_query *rquery,
416 bool wait,
417 union pipe_query_result *result)
418 {
419 struct r600_query_sw *query = (struct r600_query_sw *)rquery;
420
421 switch (query->b.type) {
422 case PIPE_QUERY_TIMESTAMP_DISJOINT:
423 /* Convert from cycles per millisecond to cycles per second (Hz). */
424 result->timestamp_disjoint.frequency =
425 (uint64_t)rctx->screen->info.clock_crystal_freq * 1000;
426 result->timestamp_disjoint.disjoint = false;
427 return true;
428 case PIPE_QUERY_GPU_FINISHED: {
429 struct pipe_screen *screen = rctx->b.screen;
430 struct pipe_context *ctx = rquery->b.flushed ? NULL : &rctx->b;
431
432 result->b = screen->fence_finish(screen, ctx, query->fence,
433 wait ? PIPE_TIMEOUT_INFINITE : 0);
434 return result->b;
435 }
436
437 case R600_QUERY_GFX_BO_LIST_SIZE:
438 result->u64 = (query->end_result - query->begin_result) /
439 (query->end_time - query->begin_time);
440 return true;
441 case R600_QUERY_CS_THREAD_BUSY:
442 case R600_QUERY_GALLIUM_THREAD_BUSY:
443 result->u64 = (query->end_result - query->begin_result) * 100 /
444 (query->end_time - query->begin_time);
445 return true;
446 case R600_QUERY_GPIN_ASIC_ID:
447 result->u32 = 0;
448 return true;
449 case R600_QUERY_GPIN_NUM_SIMD:
450 result->u32 = rctx->screen->info.num_good_compute_units;
451 return true;
452 case R600_QUERY_GPIN_NUM_RB:
453 result->u32 = rctx->screen->info.num_render_backends;
454 return true;
455 case R600_QUERY_GPIN_NUM_SPI:
456 result->u32 = 1; /* all supported chips have one SPI per SE */
457 return true;
458 case R600_QUERY_GPIN_NUM_SE:
459 result->u32 = rctx->screen->info.max_se;
460 return true;
461 }
462
463 result->u64 = query->end_result - query->begin_result;
464
465 switch (query->b.type) {
466 case R600_QUERY_BUFFER_WAIT_TIME:
467 case R600_QUERY_GPU_TEMPERATURE:
468 result->u64 /= 1000;
469 break;
470 case R600_QUERY_CURRENT_GPU_SCLK:
471 case R600_QUERY_CURRENT_GPU_MCLK:
472 result->u64 *= 1000000;
473 break;
474 }
475
476 return true;
477 }
478
479
480 static struct r600_query_ops sw_query_ops = {
481 .destroy = r600_query_sw_destroy,
482 .begin = r600_query_sw_begin,
483 .end = r600_query_sw_end,
484 .get_result = r600_query_sw_get_result,
485 .get_result_resource = NULL
486 };
487
488 static struct pipe_query *r600_query_sw_create(unsigned query_type)
489 {
490 struct r600_query_sw *query;
491
492 query = CALLOC_STRUCT(r600_query_sw);
493 if (!query)
494 return NULL;
495
496 query->b.type = query_type;
497 query->b.ops = &sw_query_ops;
498
499 return (struct pipe_query *)query;
500 }
501
502 void si_query_hw_destroy(struct si_screen *sscreen,
503 struct r600_query *rquery)
504 {
505 struct r600_query_hw *query = (struct r600_query_hw *)rquery;
506 struct r600_query_buffer *prev = query->buffer.previous;
507
508 /* Release all query buffers. */
509 while (prev) {
510 struct r600_query_buffer *qbuf = prev;
511 prev = prev->previous;
512 r600_resource_reference(&qbuf->buf, NULL);
513 FREE(qbuf);
514 }
515
516 r600_resource_reference(&query->buffer.buf, NULL);
517 r600_resource_reference(&query->workaround_buf, NULL);
518 FREE(rquery);
519 }
520
521 static struct r600_resource *r600_new_query_buffer(struct si_screen *sscreen,
522 struct r600_query_hw *query)
523 {
524 unsigned buf_size = MAX2(query->result_size,
525 sscreen->info.min_alloc_size);
526
527 /* Queries are normally read by the CPU after
528 * being written by the gpu, hence staging is probably a good
529 * usage pattern.
530 */
531 struct r600_resource *buf = (struct r600_resource*)
532 pipe_buffer_create(&sscreen->b, 0,
533 PIPE_USAGE_STAGING, buf_size);
534 if (!buf)
535 return NULL;
536
537 if (!query->ops->prepare_buffer(sscreen, query, buf)) {
538 r600_resource_reference(&buf, NULL);
539 return NULL;
540 }
541
542 return buf;
543 }
544
545 static bool r600_query_hw_prepare_buffer(struct si_screen *sscreen,
546 struct r600_query_hw *query,
547 struct r600_resource *buffer)
548 {
549 /* Callers ensure that the buffer is currently unused by the GPU. */
550 uint32_t *results = sscreen->ws->buffer_map(buffer->buf, NULL,
551 PIPE_TRANSFER_WRITE |
552 PIPE_TRANSFER_UNSYNCHRONIZED);
553 if (!results)
554 return false;
555
556 memset(results, 0, buffer->b.b.width0);
557
558 if (query->b.type == PIPE_QUERY_OCCLUSION_COUNTER ||
559 query->b.type == PIPE_QUERY_OCCLUSION_PREDICATE ||
560 query->b.type == PIPE_QUERY_OCCLUSION_PREDICATE_CONSERVATIVE) {
561 unsigned max_rbs = sscreen->info.num_render_backends;
562 unsigned enabled_rb_mask = sscreen->info.enabled_rb_mask;
563 unsigned num_results;
564 unsigned i, j;
565
566 /* Set top bits for unused backends. */
567 num_results = buffer->b.b.width0 / query->result_size;
568 for (j = 0; j < num_results; j++) {
569 for (i = 0; i < max_rbs; i++) {
570 if (!(enabled_rb_mask & (1<<i))) {
571 results[(i * 4)+1] = 0x80000000;
572 results[(i * 4)+3] = 0x80000000;
573 }
574 }
575 results += 4 * max_rbs;
576 }
577 }
578
579 return true;
580 }
581
582 static void r600_query_hw_get_result_resource(struct r600_common_context *rctx,
583 struct r600_query *rquery,
584 bool wait,
585 enum pipe_query_value_type result_type,
586 int index,
587 struct pipe_resource *resource,
588 unsigned offset);
589
590 static struct r600_query_ops query_hw_ops = {
591 .destroy = si_query_hw_destroy,
592 .begin = si_query_hw_begin,
593 .end = si_query_hw_end,
594 .get_result = si_query_hw_get_result,
595 .get_result_resource = r600_query_hw_get_result_resource,
596 };
597
598 static void r600_query_hw_do_emit_start(struct r600_common_context *ctx,
599 struct r600_query_hw *query,
600 struct r600_resource *buffer,
601 uint64_t va);
602 static void r600_query_hw_do_emit_stop(struct r600_common_context *ctx,
603 struct r600_query_hw *query,
604 struct r600_resource *buffer,
605 uint64_t va);
606 static void r600_query_hw_add_result(struct si_screen *sscreen,
607 struct r600_query_hw *, void *buffer,
608 union pipe_query_result *result);
609 static void r600_query_hw_clear_result(struct r600_query_hw *,
610 union pipe_query_result *);
611
612 static struct r600_query_hw_ops query_hw_default_hw_ops = {
613 .prepare_buffer = r600_query_hw_prepare_buffer,
614 .emit_start = r600_query_hw_do_emit_start,
615 .emit_stop = r600_query_hw_do_emit_stop,
616 .clear_result = r600_query_hw_clear_result,
617 .add_result = r600_query_hw_add_result,
618 };
619
620 bool si_query_hw_init(struct si_screen *sscreen,
621 struct r600_query_hw *query)
622 {
623 query->buffer.buf = r600_new_query_buffer(sscreen, query);
624 if (!query->buffer.buf)
625 return false;
626
627 return true;
628 }
629
630 static struct pipe_query *r600_query_hw_create(struct si_screen *sscreen,
631 unsigned query_type,
632 unsigned index)
633 {
634 struct r600_query_hw *query = CALLOC_STRUCT(r600_query_hw);
635 if (!query)
636 return NULL;
637
638 query->b.type = query_type;
639 query->b.ops = &query_hw_ops;
640 query->ops = &query_hw_default_hw_ops;
641
642 switch (query_type) {
643 case PIPE_QUERY_OCCLUSION_COUNTER:
644 case PIPE_QUERY_OCCLUSION_PREDICATE:
645 case PIPE_QUERY_OCCLUSION_PREDICATE_CONSERVATIVE:
646 query->result_size = 16 * sscreen->info.num_render_backends;
647 query->result_size += 16; /* for the fence + alignment */
648 query->num_cs_dw_end = 6 + si_gfx_write_fence_dwords(sscreen);
649 break;
650 case PIPE_QUERY_TIME_ELAPSED:
651 query->result_size = 24;
652 query->num_cs_dw_end = 8 + si_gfx_write_fence_dwords(sscreen);
653 break;
654 case PIPE_QUERY_TIMESTAMP:
655 query->result_size = 16;
656 query->num_cs_dw_end = 8 + si_gfx_write_fence_dwords(sscreen);
657 query->flags = R600_QUERY_HW_FLAG_NO_START;
658 break;
659 case PIPE_QUERY_PRIMITIVES_EMITTED:
660 case PIPE_QUERY_PRIMITIVES_GENERATED:
661 case PIPE_QUERY_SO_STATISTICS:
662 case PIPE_QUERY_SO_OVERFLOW_PREDICATE:
663 /* NumPrimitivesWritten, PrimitiveStorageNeeded. */
664 query->result_size = 32;
665 query->num_cs_dw_end = 6;
666 query->stream = index;
667 break;
668 case PIPE_QUERY_SO_OVERFLOW_ANY_PREDICATE:
669 /* NumPrimitivesWritten, PrimitiveStorageNeeded. */
670 query->result_size = 32 * R600_MAX_STREAMS;
671 query->num_cs_dw_end = 6 * R600_MAX_STREAMS;
672 break;
673 case PIPE_QUERY_PIPELINE_STATISTICS:
674 /* 11 values on GCN. */
675 query->result_size = 11 * 16;
676 query->result_size += 8; /* for the fence + alignment */
677 query->num_cs_dw_end = 6 + si_gfx_write_fence_dwords(sscreen);
678 break;
679 default:
680 assert(0);
681 FREE(query);
682 return NULL;
683 }
684
685 if (!si_query_hw_init(sscreen, query)) {
686 FREE(query);
687 return NULL;
688 }
689
690 return (struct pipe_query *)query;
691 }
692
693 static void r600_update_occlusion_query_state(struct r600_common_context *rctx,
694 unsigned type, int diff)
695 {
696 if (type == PIPE_QUERY_OCCLUSION_COUNTER ||
697 type == PIPE_QUERY_OCCLUSION_PREDICATE ||
698 type == PIPE_QUERY_OCCLUSION_PREDICATE_CONSERVATIVE) {
699 bool old_enable = rctx->num_occlusion_queries != 0;
700 bool old_perfect_enable =
701 rctx->num_perfect_occlusion_queries != 0;
702 bool enable, perfect_enable;
703
704 rctx->num_occlusion_queries += diff;
705 assert(rctx->num_occlusion_queries >= 0);
706
707 if (type != PIPE_QUERY_OCCLUSION_PREDICATE_CONSERVATIVE) {
708 rctx->num_perfect_occlusion_queries += diff;
709 assert(rctx->num_perfect_occlusion_queries >= 0);
710 }
711
712 enable = rctx->num_occlusion_queries != 0;
713 perfect_enable = rctx->num_perfect_occlusion_queries != 0;
714
715 if (enable != old_enable || perfect_enable != old_perfect_enable) {
716 si_set_occlusion_query_state(&rctx->b, old_perfect_enable);
717 }
718 }
719 }
720
721 static unsigned event_type_for_stream(unsigned stream)
722 {
723 switch (stream) {
724 default:
725 case 0: return V_028A90_SAMPLE_STREAMOUTSTATS;
726 case 1: return V_028A90_SAMPLE_STREAMOUTSTATS1;
727 case 2: return V_028A90_SAMPLE_STREAMOUTSTATS2;
728 case 3: return V_028A90_SAMPLE_STREAMOUTSTATS3;
729 }
730 }
731
732 static void emit_sample_streamout(struct radeon_winsys_cs *cs, uint64_t va,
733 unsigned stream)
734 {
735 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 2, 0));
736 radeon_emit(cs, EVENT_TYPE(event_type_for_stream(stream)) | EVENT_INDEX(3));
737 radeon_emit(cs, va);
738 radeon_emit(cs, va >> 32);
739 }
740
741 static void r600_query_hw_do_emit_start(struct r600_common_context *ctx,
742 struct r600_query_hw *query,
743 struct r600_resource *buffer,
744 uint64_t va)
745 {
746 struct radeon_winsys_cs *cs = ctx->gfx.cs;
747
748 switch (query->b.type) {
749 case PIPE_QUERY_OCCLUSION_COUNTER:
750 case PIPE_QUERY_OCCLUSION_PREDICATE:
751 case PIPE_QUERY_OCCLUSION_PREDICATE_CONSERVATIVE:
752 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 2, 0));
753 radeon_emit(cs, EVENT_TYPE(V_028A90_ZPASS_DONE) | EVENT_INDEX(1));
754 radeon_emit(cs, va);
755 radeon_emit(cs, va >> 32);
756 break;
757 case PIPE_QUERY_PRIMITIVES_EMITTED:
758 case PIPE_QUERY_PRIMITIVES_GENERATED:
759 case PIPE_QUERY_SO_STATISTICS:
760 case PIPE_QUERY_SO_OVERFLOW_PREDICATE:
761 emit_sample_streamout(cs, va, query->stream);
762 break;
763 case PIPE_QUERY_SO_OVERFLOW_ANY_PREDICATE:
764 for (unsigned stream = 0; stream < R600_MAX_STREAMS; ++stream)
765 emit_sample_streamout(cs, va + 32 * stream, stream);
766 break;
767 case PIPE_QUERY_TIME_ELAPSED:
768 /* Write the timestamp from the CP not waiting for
769 * outstanding draws (top-of-pipe).
770 */
771 radeon_emit(cs, PKT3(PKT3_COPY_DATA, 4, 0));
772 radeon_emit(cs, COPY_DATA_COUNT_SEL |
773 COPY_DATA_SRC_SEL(COPY_DATA_TIMESTAMP) |
774 COPY_DATA_DST_SEL(COPY_DATA_MEM_ASYNC));
775 radeon_emit(cs, 0);
776 radeon_emit(cs, 0);
777 radeon_emit(cs, va);
778 radeon_emit(cs, va >> 32);
779 break;
780 case PIPE_QUERY_PIPELINE_STATISTICS:
781 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 2, 0));
782 radeon_emit(cs, EVENT_TYPE(V_028A90_SAMPLE_PIPELINESTAT) | EVENT_INDEX(2));
783 radeon_emit(cs, va);
784 radeon_emit(cs, va >> 32);
785 break;
786 default:
787 assert(0);
788 }
789 radeon_add_to_buffer_list(ctx, &ctx->gfx, query->buffer.buf, RADEON_USAGE_WRITE,
790 RADEON_PRIO_QUERY);
791 }
792
793 static void r600_query_hw_emit_start(struct r600_common_context *ctx,
794 struct r600_query_hw *query)
795 {
796 uint64_t va;
797
798 if (!query->buffer.buf)
799 return; // previous buffer allocation failure
800
801 r600_update_occlusion_query_state(ctx, query->b.type, 1);
802 si_update_prims_generated_query_state((void*)ctx, query->b.type, 1);
803
804 si_need_gfx_cs_space((struct si_context*)ctx);
805
806 /* Get a new query buffer if needed. */
807 if (query->buffer.results_end + query->result_size > query->buffer.buf->b.b.width0) {
808 struct r600_query_buffer *qbuf = MALLOC_STRUCT(r600_query_buffer);
809 *qbuf = query->buffer;
810 query->buffer.results_end = 0;
811 query->buffer.previous = qbuf;
812 query->buffer.buf = r600_new_query_buffer(ctx->screen, query);
813 if (!query->buffer.buf)
814 return;
815 }
816
817 /* emit begin query */
818 va = query->buffer.buf->gpu_address + query->buffer.results_end;
819
820 query->ops->emit_start(ctx, query, query->buffer.buf, va);
821
822 ctx->num_cs_dw_queries_suspend += query->num_cs_dw_end;
823 }
824
825 static void r600_query_hw_do_emit_stop(struct r600_common_context *ctx,
826 struct r600_query_hw *query,
827 struct r600_resource *buffer,
828 uint64_t va)
829 {
830 struct radeon_winsys_cs *cs = ctx->gfx.cs;
831 uint64_t fence_va = 0;
832
833 switch (query->b.type) {
834 case PIPE_QUERY_OCCLUSION_COUNTER:
835 case PIPE_QUERY_OCCLUSION_PREDICATE:
836 case PIPE_QUERY_OCCLUSION_PREDICATE_CONSERVATIVE:
837 va += 8;
838 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 2, 0));
839 radeon_emit(cs, EVENT_TYPE(V_028A90_ZPASS_DONE) | EVENT_INDEX(1));
840 radeon_emit(cs, va);
841 radeon_emit(cs, va >> 32);
842
843 fence_va = va + ctx->screen->info.num_render_backends * 16 - 8;
844 break;
845 case PIPE_QUERY_PRIMITIVES_EMITTED:
846 case PIPE_QUERY_PRIMITIVES_GENERATED:
847 case PIPE_QUERY_SO_STATISTICS:
848 case PIPE_QUERY_SO_OVERFLOW_PREDICATE:
849 va += 16;
850 emit_sample_streamout(cs, va, query->stream);
851 break;
852 case PIPE_QUERY_SO_OVERFLOW_ANY_PREDICATE:
853 va += 16;
854 for (unsigned stream = 0; stream < R600_MAX_STREAMS; ++stream)
855 emit_sample_streamout(cs, va + 32 * stream, stream);
856 break;
857 case PIPE_QUERY_TIME_ELAPSED:
858 va += 8;
859 /* fall through */
860 case PIPE_QUERY_TIMESTAMP:
861 si_gfx_write_event_eop(ctx, V_028A90_BOTTOM_OF_PIPE_TS,
862 0, EOP_DATA_SEL_TIMESTAMP, NULL, va,
863 0, query->b.type);
864 fence_va = va + 8;
865 break;
866 case PIPE_QUERY_PIPELINE_STATISTICS: {
867 unsigned sample_size = (query->result_size - 8) / 2;
868
869 va += sample_size;
870 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 2, 0));
871 radeon_emit(cs, EVENT_TYPE(V_028A90_SAMPLE_PIPELINESTAT) | EVENT_INDEX(2));
872 radeon_emit(cs, va);
873 radeon_emit(cs, va >> 32);
874
875 fence_va = va + sample_size;
876 break;
877 }
878 default:
879 assert(0);
880 }
881 radeon_add_to_buffer_list(ctx, &ctx->gfx, query->buffer.buf, RADEON_USAGE_WRITE,
882 RADEON_PRIO_QUERY);
883
884 if (fence_va)
885 si_gfx_write_event_eop(ctx, V_028A90_BOTTOM_OF_PIPE_TS, 0,
886 EOP_DATA_SEL_VALUE_32BIT,
887 query->buffer.buf, fence_va, 0x80000000,
888 query->b.type);
889 }
890
891 static void r600_query_hw_emit_stop(struct r600_common_context *ctx,
892 struct r600_query_hw *query)
893 {
894 uint64_t va;
895
896 if (!query->buffer.buf)
897 return; // previous buffer allocation failure
898
899 /* The queries which need begin already called this in begin_query. */
900 if (query->flags & R600_QUERY_HW_FLAG_NO_START)
901 si_need_gfx_cs_space((struct si_context*)ctx);
902
903 /* emit end query */
904 va = query->buffer.buf->gpu_address + query->buffer.results_end;
905
906 query->ops->emit_stop(ctx, query, query->buffer.buf, va);
907
908 query->buffer.results_end += query->result_size;
909
910 if (!(query->flags & R600_QUERY_HW_FLAG_NO_START))
911 ctx->num_cs_dw_queries_suspend -= query->num_cs_dw_end;
912
913 r600_update_occlusion_query_state(ctx, query->b.type, -1);
914 si_update_prims_generated_query_state((void*)ctx, query->b.type, -1);
915 }
916
917 static void emit_set_predicate(struct r600_common_context *ctx,
918 struct r600_resource *buf, uint64_t va,
919 uint32_t op)
920 {
921 struct radeon_winsys_cs *cs = ctx->gfx.cs;
922
923 if (ctx->chip_class >= GFX9) {
924 radeon_emit(cs, PKT3(PKT3_SET_PREDICATION, 2, 0));
925 radeon_emit(cs, op);
926 radeon_emit(cs, va);
927 radeon_emit(cs, va >> 32);
928 } else {
929 radeon_emit(cs, PKT3(PKT3_SET_PREDICATION, 1, 0));
930 radeon_emit(cs, va);
931 radeon_emit(cs, op | ((va >> 32) & 0xFF));
932 }
933 radeon_add_to_buffer_list(ctx, &ctx->gfx, buf, RADEON_USAGE_READ,
934 RADEON_PRIO_QUERY);
935 }
936
937 static void r600_emit_query_predication(struct r600_common_context *ctx,
938 struct r600_atom *atom)
939 {
940 struct r600_query_hw *query = (struct r600_query_hw *)ctx->render_cond;
941 struct r600_query_buffer *qbuf;
942 uint32_t op;
943 bool flag_wait, invert;
944
945 if (!query)
946 return;
947
948 invert = ctx->render_cond_invert;
949 flag_wait = ctx->render_cond_mode == PIPE_RENDER_COND_WAIT ||
950 ctx->render_cond_mode == PIPE_RENDER_COND_BY_REGION_WAIT;
951
952 if (query->workaround_buf) {
953 op = PRED_OP(PREDICATION_OP_BOOL64);
954 } else {
955 switch (query->b.type) {
956 case PIPE_QUERY_OCCLUSION_COUNTER:
957 case PIPE_QUERY_OCCLUSION_PREDICATE:
958 case PIPE_QUERY_OCCLUSION_PREDICATE_CONSERVATIVE:
959 op = PRED_OP(PREDICATION_OP_ZPASS);
960 break;
961 case PIPE_QUERY_SO_OVERFLOW_PREDICATE:
962 case PIPE_QUERY_SO_OVERFLOW_ANY_PREDICATE:
963 op = PRED_OP(PREDICATION_OP_PRIMCOUNT);
964 invert = !invert;
965 break;
966 default:
967 assert(0);
968 return;
969 }
970 }
971
972 /* if true then invert, see GL_ARB_conditional_render_inverted */
973 if (invert)
974 op |= PREDICATION_DRAW_NOT_VISIBLE; /* Draw if not visible or overflow */
975 else
976 op |= PREDICATION_DRAW_VISIBLE; /* Draw if visible or no overflow */
977
978 /* Use the value written by compute shader as a workaround. Note that
979 * the wait flag does not apply in this predication mode.
980 *
981 * The shader outputs the result value to L2. Workarounds only affect VI
982 * and later, where the CP reads data from L2, so we don't need an
983 * additional flush.
984 */
985 if (query->workaround_buf) {
986 uint64_t va = query->workaround_buf->gpu_address + query->workaround_offset;
987 emit_set_predicate(ctx, query->workaround_buf, va, op);
988 return;
989 }
990
991 op |= flag_wait ? PREDICATION_HINT_WAIT : PREDICATION_HINT_NOWAIT_DRAW;
992
993 /* emit predicate packets for all data blocks */
994 for (qbuf = &query->buffer; qbuf; qbuf = qbuf->previous) {
995 unsigned results_base = 0;
996 uint64_t va_base = qbuf->buf->gpu_address;
997
998 while (results_base < qbuf->results_end) {
999 uint64_t va = va_base + results_base;
1000
1001 if (query->b.type == PIPE_QUERY_SO_OVERFLOW_ANY_PREDICATE) {
1002 for (unsigned stream = 0; stream < R600_MAX_STREAMS; ++stream) {
1003 emit_set_predicate(ctx, qbuf->buf, va + 32 * stream, op);
1004
1005 /* set CONTINUE bit for all packets except the first */
1006 op |= PREDICATION_CONTINUE;
1007 }
1008 } else {
1009 emit_set_predicate(ctx, qbuf->buf, va, op);
1010 op |= PREDICATION_CONTINUE;
1011 }
1012
1013 results_base += query->result_size;
1014 }
1015 }
1016 }
1017
1018 static struct pipe_query *r600_create_query(struct pipe_context *ctx, unsigned query_type, unsigned index)
1019 {
1020 struct si_screen *sscreen =
1021 (struct si_screen *)ctx->screen;
1022
1023 if (query_type == PIPE_QUERY_TIMESTAMP_DISJOINT ||
1024 query_type == PIPE_QUERY_GPU_FINISHED ||
1025 query_type >= PIPE_QUERY_DRIVER_SPECIFIC)
1026 return r600_query_sw_create(query_type);
1027
1028 return r600_query_hw_create(sscreen, query_type, index);
1029 }
1030
1031 static void r600_destroy_query(struct pipe_context *ctx, struct pipe_query *query)
1032 {
1033 struct r600_common_context *rctx = (struct r600_common_context *)ctx;
1034 struct r600_query *rquery = (struct r600_query *)query;
1035
1036 rquery->ops->destroy(rctx->screen, rquery);
1037 }
1038
1039 static boolean r600_begin_query(struct pipe_context *ctx,
1040 struct pipe_query *query)
1041 {
1042 struct r600_common_context *rctx = (struct r600_common_context *)ctx;
1043 struct r600_query *rquery = (struct r600_query *)query;
1044
1045 return rquery->ops->begin(rctx, rquery);
1046 }
1047
1048 void si_query_hw_reset_buffers(struct r600_common_context *rctx,
1049 struct r600_query_hw *query)
1050 {
1051 struct r600_query_buffer *prev = query->buffer.previous;
1052
1053 /* Discard the old query buffers. */
1054 while (prev) {
1055 struct r600_query_buffer *qbuf = prev;
1056 prev = prev->previous;
1057 r600_resource_reference(&qbuf->buf, NULL);
1058 FREE(qbuf);
1059 }
1060
1061 query->buffer.results_end = 0;
1062 query->buffer.previous = NULL;
1063
1064 /* Obtain a new buffer if the current one can't be mapped without a stall. */
1065 if (si_rings_is_buffer_referenced(rctx, query->buffer.buf->buf, RADEON_USAGE_READWRITE) ||
1066 !rctx->ws->buffer_wait(query->buffer.buf->buf, 0, RADEON_USAGE_READWRITE)) {
1067 r600_resource_reference(&query->buffer.buf, NULL);
1068 query->buffer.buf = r600_new_query_buffer(rctx->screen, query);
1069 } else {
1070 if (!query->ops->prepare_buffer(rctx->screen, query, query->buffer.buf))
1071 r600_resource_reference(&query->buffer.buf, NULL);
1072 }
1073 }
1074
1075 bool si_query_hw_begin(struct r600_common_context *rctx,
1076 struct r600_query *rquery)
1077 {
1078 struct r600_query_hw *query = (struct r600_query_hw *)rquery;
1079
1080 if (query->flags & R600_QUERY_HW_FLAG_NO_START) {
1081 assert(0);
1082 return false;
1083 }
1084
1085 if (!(query->flags & R600_QUERY_HW_FLAG_BEGIN_RESUMES))
1086 si_query_hw_reset_buffers(rctx, query);
1087
1088 r600_resource_reference(&query->workaround_buf, NULL);
1089
1090 r600_query_hw_emit_start(rctx, query);
1091 if (!query->buffer.buf)
1092 return false;
1093
1094 LIST_ADDTAIL(&query->list, &rctx->active_queries);
1095 return true;
1096 }
1097
1098 static bool r600_end_query(struct pipe_context *ctx, struct pipe_query *query)
1099 {
1100 struct r600_common_context *rctx = (struct r600_common_context *)ctx;
1101 struct r600_query *rquery = (struct r600_query *)query;
1102
1103 return rquery->ops->end(rctx, rquery);
1104 }
1105
1106 bool si_query_hw_end(struct r600_common_context *rctx,
1107 struct r600_query *rquery)
1108 {
1109 struct r600_query_hw *query = (struct r600_query_hw *)rquery;
1110
1111 if (query->flags & R600_QUERY_HW_FLAG_NO_START)
1112 si_query_hw_reset_buffers(rctx, query);
1113
1114 r600_query_hw_emit_stop(rctx, query);
1115
1116 if (!(query->flags & R600_QUERY_HW_FLAG_NO_START))
1117 LIST_DELINIT(&query->list);
1118
1119 if (!query->buffer.buf)
1120 return false;
1121
1122 return true;
1123 }
1124
1125 static void r600_get_hw_query_params(struct r600_common_context *rctx,
1126 struct r600_query_hw *rquery, int index,
1127 struct r600_hw_query_params *params)
1128 {
1129 unsigned max_rbs = rctx->screen->info.num_render_backends;
1130
1131 params->pair_stride = 0;
1132 params->pair_count = 1;
1133
1134 switch (rquery->b.type) {
1135 case PIPE_QUERY_OCCLUSION_COUNTER:
1136 case PIPE_QUERY_OCCLUSION_PREDICATE:
1137 case PIPE_QUERY_OCCLUSION_PREDICATE_CONSERVATIVE:
1138 params->start_offset = 0;
1139 params->end_offset = 8;
1140 params->fence_offset = max_rbs * 16;
1141 params->pair_stride = 16;
1142 params->pair_count = max_rbs;
1143 break;
1144 case PIPE_QUERY_TIME_ELAPSED:
1145 params->start_offset = 0;
1146 params->end_offset = 8;
1147 params->fence_offset = 16;
1148 break;
1149 case PIPE_QUERY_TIMESTAMP:
1150 params->start_offset = 0;
1151 params->end_offset = 0;
1152 params->fence_offset = 8;
1153 break;
1154 case PIPE_QUERY_PRIMITIVES_EMITTED:
1155 params->start_offset = 8;
1156 params->end_offset = 24;
1157 params->fence_offset = params->end_offset + 4;
1158 break;
1159 case PIPE_QUERY_PRIMITIVES_GENERATED:
1160 params->start_offset = 0;
1161 params->end_offset = 16;
1162 params->fence_offset = params->end_offset + 4;
1163 break;
1164 case PIPE_QUERY_SO_STATISTICS:
1165 params->start_offset = 8 - index * 8;
1166 params->end_offset = 24 - index * 8;
1167 params->fence_offset = params->end_offset + 4;
1168 break;
1169 case PIPE_QUERY_SO_OVERFLOW_ANY_PREDICATE:
1170 params->pair_count = R600_MAX_STREAMS;
1171 params->pair_stride = 32;
1172 case PIPE_QUERY_SO_OVERFLOW_PREDICATE:
1173 params->start_offset = 0;
1174 params->end_offset = 16;
1175
1176 /* We can re-use the high dword of the last 64-bit value as a
1177 * fence: it is initialized as 0, and the high bit is set by
1178 * the write of the streamout stats event.
1179 */
1180 params->fence_offset = rquery->result_size - 4;
1181 break;
1182 case PIPE_QUERY_PIPELINE_STATISTICS:
1183 {
1184 /* Offsets apply to EG+ */
1185 static const unsigned offsets[] = {56, 48, 24, 32, 40, 16, 8, 0, 64, 72, 80};
1186 params->start_offset = offsets[index];
1187 params->end_offset = 88 + offsets[index];
1188 params->fence_offset = 2 * 88;
1189 break;
1190 }
1191 default:
1192 unreachable("r600_get_hw_query_params unsupported");
1193 }
1194 }
1195
1196 static unsigned r600_query_read_result(void *map, unsigned start_index, unsigned end_index,
1197 bool test_status_bit)
1198 {
1199 uint32_t *current_result = (uint32_t*)map;
1200 uint64_t start, end;
1201
1202 start = (uint64_t)current_result[start_index] |
1203 (uint64_t)current_result[start_index+1] << 32;
1204 end = (uint64_t)current_result[end_index] |
1205 (uint64_t)current_result[end_index+1] << 32;
1206
1207 if (!test_status_bit ||
1208 ((start & 0x8000000000000000UL) && (end & 0x8000000000000000UL))) {
1209 return end - start;
1210 }
1211 return 0;
1212 }
1213
1214 static void r600_query_hw_add_result(struct si_screen *sscreen,
1215 struct r600_query_hw *query,
1216 void *buffer,
1217 union pipe_query_result *result)
1218 {
1219 unsigned max_rbs = sscreen->info.num_render_backends;
1220
1221 switch (query->b.type) {
1222 case PIPE_QUERY_OCCLUSION_COUNTER: {
1223 for (unsigned i = 0; i < max_rbs; ++i) {
1224 unsigned results_base = i * 16;
1225 result->u64 +=
1226 r600_query_read_result(buffer + results_base, 0, 2, true);
1227 }
1228 break;
1229 }
1230 case PIPE_QUERY_OCCLUSION_PREDICATE:
1231 case PIPE_QUERY_OCCLUSION_PREDICATE_CONSERVATIVE: {
1232 for (unsigned i = 0; i < max_rbs; ++i) {
1233 unsigned results_base = i * 16;
1234 result->b = result->b ||
1235 r600_query_read_result(buffer + results_base, 0, 2, true) != 0;
1236 }
1237 break;
1238 }
1239 case PIPE_QUERY_TIME_ELAPSED:
1240 result->u64 += r600_query_read_result(buffer, 0, 2, false);
1241 break;
1242 case PIPE_QUERY_TIMESTAMP:
1243 result->u64 = *(uint64_t*)buffer;
1244 break;
1245 case PIPE_QUERY_PRIMITIVES_EMITTED:
1246 /* SAMPLE_STREAMOUTSTATS stores this structure:
1247 * {
1248 * u64 NumPrimitivesWritten;
1249 * u64 PrimitiveStorageNeeded;
1250 * }
1251 * We only need NumPrimitivesWritten here. */
1252 result->u64 += r600_query_read_result(buffer, 2, 6, true);
1253 break;
1254 case PIPE_QUERY_PRIMITIVES_GENERATED:
1255 /* Here we read PrimitiveStorageNeeded. */
1256 result->u64 += r600_query_read_result(buffer, 0, 4, true);
1257 break;
1258 case PIPE_QUERY_SO_STATISTICS:
1259 result->so_statistics.num_primitives_written +=
1260 r600_query_read_result(buffer, 2, 6, true);
1261 result->so_statistics.primitives_storage_needed +=
1262 r600_query_read_result(buffer, 0, 4, true);
1263 break;
1264 case PIPE_QUERY_SO_OVERFLOW_PREDICATE:
1265 result->b = result->b ||
1266 r600_query_read_result(buffer, 2, 6, true) !=
1267 r600_query_read_result(buffer, 0, 4, true);
1268 break;
1269 case PIPE_QUERY_SO_OVERFLOW_ANY_PREDICATE:
1270 for (unsigned stream = 0; stream < R600_MAX_STREAMS; ++stream) {
1271 result->b = result->b ||
1272 r600_query_read_result(buffer, 2, 6, true) !=
1273 r600_query_read_result(buffer, 0, 4, true);
1274 buffer = (char *)buffer + 32;
1275 }
1276 break;
1277 case PIPE_QUERY_PIPELINE_STATISTICS:
1278 result->pipeline_statistics.ps_invocations +=
1279 r600_query_read_result(buffer, 0, 22, false);
1280 result->pipeline_statistics.c_primitives +=
1281 r600_query_read_result(buffer, 2, 24, false);
1282 result->pipeline_statistics.c_invocations +=
1283 r600_query_read_result(buffer, 4, 26, false);
1284 result->pipeline_statistics.vs_invocations +=
1285 r600_query_read_result(buffer, 6, 28, false);
1286 result->pipeline_statistics.gs_invocations +=
1287 r600_query_read_result(buffer, 8, 30, false);
1288 result->pipeline_statistics.gs_primitives +=
1289 r600_query_read_result(buffer, 10, 32, false);
1290 result->pipeline_statistics.ia_primitives +=
1291 r600_query_read_result(buffer, 12, 34, false);
1292 result->pipeline_statistics.ia_vertices +=
1293 r600_query_read_result(buffer, 14, 36, false);
1294 result->pipeline_statistics.hs_invocations +=
1295 r600_query_read_result(buffer, 16, 38, false);
1296 result->pipeline_statistics.ds_invocations +=
1297 r600_query_read_result(buffer, 18, 40, false);
1298 result->pipeline_statistics.cs_invocations +=
1299 r600_query_read_result(buffer, 20, 42, false);
1300 #if 0 /* for testing */
1301 printf("Pipeline stats: IA verts=%llu, IA prims=%llu, VS=%llu, HS=%llu, "
1302 "DS=%llu, GS=%llu, GS prims=%llu, Clipper=%llu, "
1303 "Clipper prims=%llu, PS=%llu, CS=%llu\n",
1304 result->pipeline_statistics.ia_vertices,
1305 result->pipeline_statistics.ia_primitives,
1306 result->pipeline_statistics.vs_invocations,
1307 result->pipeline_statistics.hs_invocations,
1308 result->pipeline_statistics.ds_invocations,
1309 result->pipeline_statistics.gs_invocations,
1310 result->pipeline_statistics.gs_primitives,
1311 result->pipeline_statistics.c_invocations,
1312 result->pipeline_statistics.c_primitives,
1313 result->pipeline_statistics.ps_invocations,
1314 result->pipeline_statistics.cs_invocations);
1315 #endif
1316 break;
1317 default:
1318 assert(0);
1319 }
1320 }
1321
1322 static boolean r600_get_query_result(struct pipe_context *ctx,
1323 struct pipe_query *query, boolean wait,
1324 union pipe_query_result *result)
1325 {
1326 struct r600_common_context *rctx = (struct r600_common_context *)ctx;
1327 struct r600_query *rquery = (struct r600_query *)query;
1328
1329 return rquery->ops->get_result(rctx, rquery, wait, result);
1330 }
1331
1332 static void r600_get_query_result_resource(struct pipe_context *ctx,
1333 struct pipe_query *query,
1334 boolean wait,
1335 enum pipe_query_value_type result_type,
1336 int index,
1337 struct pipe_resource *resource,
1338 unsigned offset)
1339 {
1340 struct r600_common_context *rctx = (struct r600_common_context *)ctx;
1341 struct r600_query *rquery = (struct r600_query *)query;
1342
1343 rquery->ops->get_result_resource(rctx, rquery, wait, result_type, index,
1344 resource, offset);
1345 }
1346
1347 static void r600_query_hw_clear_result(struct r600_query_hw *query,
1348 union pipe_query_result *result)
1349 {
1350 util_query_clear_result(result, query->b.type);
1351 }
1352
1353 bool si_query_hw_get_result(struct r600_common_context *rctx,
1354 struct r600_query *rquery,
1355 bool wait, union pipe_query_result *result)
1356 {
1357 struct si_screen *sscreen = rctx->screen;
1358 struct r600_query_hw *query = (struct r600_query_hw *)rquery;
1359 struct r600_query_buffer *qbuf;
1360
1361 query->ops->clear_result(query, result);
1362
1363 for (qbuf = &query->buffer; qbuf; qbuf = qbuf->previous) {
1364 unsigned usage = PIPE_TRANSFER_READ |
1365 (wait ? 0 : PIPE_TRANSFER_DONTBLOCK);
1366 unsigned results_base = 0;
1367 void *map;
1368
1369 if (rquery->b.flushed)
1370 map = rctx->ws->buffer_map(qbuf->buf->buf, NULL, usage);
1371 else
1372 map = si_buffer_map_sync_with_rings(rctx, qbuf->buf, usage);
1373
1374 if (!map)
1375 return false;
1376
1377 while (results_base != qbuf->results_end) {
1378 query->ops->add_result(sscreen, query, map + results_base,
1379 result);
1380 results_base += query->result_size;
1381 }
1382 }
1383
1384 /* Convert the time to expected units. */
1385 if (rquery->type == PIPE_QUERY_TIME_ELAPSED ||
1386 rquery->type == PIPE_QUERY_TIMESTAMP) {
1387 result->u64 = (1000000 * result->u64) / sscreen->info.clock_crystal_freq;
1388 }
1389 return true;
1390 }
1391
1392 /* Create the compute shader that is used to collect the results.
1393 *
1394 * One compute grid with a single thread is launched for every query result
1395 * buffer. The thread (optionally) reads a previous summary buffer, then
1396 * accumulates data from the query result buffer, and writes the result either
1397 * to a summary buffer to be consumed by the next grid invocation or to the
1398 * user-supplied buffer.
1399 *
1400 * Data layout:
1401 *
1402 * CONST
1403 * 0.x = end_offset
1404 * 0.y = result_stride
1405 * 0.z = result_count
1406 * 0.w = bit field:
1407 * 1: read previously accumulated values
1408 * 2: write accumulated values for chaining
1409 * 4: write result available
1410 * 8: convert result to boolean (0/1)
1411 * 16: only read one dword and use that as result
1412 * 32: apply timestamp conversion
1413 * 64: store full 64 bits result
1414 * 128: store signed 32 bits result
1415 * 256: SO_OVERFLOW mode: take the difference of two successive half-pairs
1416 * 1.x = fence_offset
1417 * 1.y = pair_stride
1418 * 1.z = pair_count
1419 *
1420 * BUFFER[0] = query result buffer
1421 * BUFFER[1] = previous summary buffer
1422 * BUFFER[2] = next summary buffer or user-supplied buffer
1423 */
1424 static void r600_create_query_result_shader(struct r600_common_context *rctx)
1425 {
1426 /* TEMP[0].xy = accumulated result so far
1427 * TEMP[0].z = result not available
1428 *
1429 * TEMP[1].x = current result index
1430 * TEMP[1].y = current pair index
1431 */
1432 static const char text_tmpl[] =
1433 "COMP\n"
1434 "PROPERTY CS_FIXED_BLOCK_WIDTH 1\n"
1435 "PROPERTY CS_FIXED_BLOCK_HEIGHT 1\n"
1436 "PROPERTY CS_FIXED_BLOCK_DEPTH 1\n"
1437 "DCL BUFFER[0]\n"
1438 "DCL BUFFER[1]\n"
1439 "DCL BUFFER[2]\n"
1440 "DCL CONST[0][0..1]\n"
1441 "DCL TEMP[0..5]\n"
1442 "IMM[0] UINT32 {0, 31, 2147483647, 4294967295}\n"
1443 "IMM[1] UINT32 {1, 2, 4, 8}\n"
1444 "IMM[2] UINT32 {16, 32, 64, 128}\n"
1445 "IMM[3] UINT32 {1000000, 0, %u, 0}\n" /* for timestamp conversion */
1446 "IMM[4] UINT32 {256, 0, 0, 0}\n"
1447
1448 "AND TEMP[5], CONST[0][0].wwww, IMM[2].xxxx\n"
1449 "UIF TEMP[5]\n"
1450 /* Check result availability. */
1451 "LOAD TEMP[1].x, BUFFER[0], CONST[0][1].xxxx\n"
1452 "ISHR TEMP[0].z, TEMP[1].xxxx, IMM[0].yyyy\n"
1453 "MOV TEMP[1], TEMP[0].zzzz\n"
1454 "NOT TEMP[0].z, TEMP[0].zzzz\n"
1455
1456 /* Load result if available. */
1457 "UIF TEMP[1]\n"
1458 "LOAD TEMP[0].xy, BUFFER[0], IMM[0].xxxx\n"
1459 "ENDIF\n"
1460 "ELSE\n"
1461 /* Load previously accumulated result if requested. */
1462 "MOV TEMP[0], IMM[0].xxxx\n"
1463 "AND TEMP[4], CONST[0][0].wwww, IMM[1].xxxx\n"
1464 "UIF TEMP[4]\n"
1465 "LOAD TEMP[0].xyz, BUFFER[1], IMM[0].xxxx\n"
1466 "ENDIF\n"
1467
1468 "MOV TEMP[1].x, IMM[0].xxxx\n"
1469 "BGNLOOP\n"
1470 /* Break if accumulated result so far is not available. */
1471 "UIF TEMP[0].zzzz\n"
1472 "BRK\n"
1473 "ENDIF\n"
1474
1475 /* Break if result_index >= result_count. */
1476 "USGE TEMP[5], TEMP[1].xxxx, CONST[0][0].zzzz\n"
1477 "UIF TEMP[5]\n"
1478 "BRK\n"
1479 "ENDIF\n"
1480
1481 /* Load fence and check result availability */
1482 "UMAD TEMP[5].x, TEMP[1].xxxx, CONST[0][0].yyyy, CONST[0][1].xxxx\n"
1483 "LOAD TEMP[5].x, BUFFER[0], TEMP[5].xxxx\n"
1484 "ISHR TEMP[0].z, TEMP[5].xxxx, IMM[0].yyyy\n"
1485 "NOT TEMP[0].z, TEMP[0].zzzz\n"
1486 "UIF TEMP[0].zzzz\n"
1487 "BRK\n"
1488 "ENDIF\n"
1489
1490 "MOV TEMP[1].y, IMM[0].xxxx\n"
1491 "BGNLOOP\n"
1492 /* Load start and end. */
1493 "UMUL TEMP[5].x, TEMP[1].xxxx, CONST[0][0].yyyy\n"
1494 "UMAD TEMP[5].x, TEMP[1].yyyy, CONST[0][1].yyyy, TEMP[5].xxxx\n"
1495 "LOAD TEMP[2].xy, BUFFER[0], TEMP[5].xxxx\n"
1496
1497 "UADD TEMP[5].y, TEMP[5].xxxx, CONST[0][0].xxxx\n"
1498 "LOAD TEMP[3].xy, BUFFER[0], TEMP[5].yyyy\n"
1499
1500 "U64ADD TEMP[4].xy, TEMP[3], -TEMP[2]\n"
1501
1502 "AND TEMP[5].z, CONST[0][0].wwww, IMM[4].xxxx\n"
1503 "UIF TEMP[5].zzzz\n"
1504 /* Load second start/end half-pair and
1505 * take the difference
1506 */
1507 "UADD TEMP[5].xy, TEMP[5], IMM[1].wwww\n"
1508 "LOAD TEMP[2].xy, BUFFER[0], TEMP[5].xxxx\n"
1509 "LOAD TEMP[3].xy, BUFFER[0], TEMP[5].yyyy\n"
1510
1511 "U64ADD TEMP[3].xy, TEMP[3], -TEMP[2]\n"
1512 "U64ADD TEMP[4].xy, TEMP[4], -TEMP[3]\n"
1513 "ENDIF\n"
1514
1515 "U64ADD TEMP[0].xy, TEMP[0], TEMP[4]\n"
1516
1517 /* Increment pair index */
1518 "UADD TEMP[1].y, TEMP[1].yyyy, IMM[1].xxxx\n"
1519 "USGE TEMP[5], TEMP[1].yyyy, CONST[0][1].zzzz\n"
1520 "UIF TEMP[5]\n"
1521 "BRK\n"
1522 "ENDIF\n"
1523 "ENDLOOP\n"
1524
1525 /* Increment result index */
1526 "UADD TEMP[1].x, TEMP[1].xxxx, IMM[1].xxxx\n"
1527 "ENDLOOP\n"
1528 "ENDIF\n"
1529
1530 "AND TEMP[4], CONST[0][0].wwww, IMM[1].yyyy\n"
1531 "UIF TEMP[4]\n"
1532 /* Store accumulated data for chaining. */
1533 "STORE BUFFER[2].xyz, IMM[0].xxxx, TEMP[0]\n"
1534 "ELSE\n"
1535 "AND TEMP[4], CONST[0][0].wwww, IMM[1].zzzz\n"
1536 "UIF TEMP[4]\n"
1537 /* Store result availability. */
1538 "NOT TEMP[0].z, TEMP[0]\n"
1539 "AND TEMP[0].z, TEMP[0].zzzz, IMM[1].xxxx\n"
1540 "STORE BUFFER[2].x, IMM[0].xxxx, TEMP[0].zzzz\n"
1541
1542 "AND TEMP[4], CONST[0][0].wwww, IMM[2].zzzz\n"
1543 "UIF TEMP[4]\n"
1544 "STORE BUFFER[2].y, IMM[0].xxxx, IMM[0].xxxx\n"
1545 "ENDIF\n"
1546 "ELSE\n"
1547 /* Store result if it is available. */
1548 "NOT TEMP[4], TEMP[0].zzzz\n"
1549 "UIF TEMP[4]\n"
1550 /* Apply timestamp conversion */
1551 "AND TEMP[4], CONST[0][0].wwww, IMM[2].yyyy\n"
1552 "UIF TEMP[4]\n"
1553 "U64MUL TEMP[0].xy, TEMP[0], IMM[3].xyxy\n"
1554 "U64DIV TEMP[0].xy, TEMP[0], IMM[3].zwzw\n"
1555 "ENDIF\n"
1556
1557 /* Convert to boolean */
1558 "AND TEMP[4], CONST[0][0].wwww, IMM[1].wwww\n"
1559 "UIF TEMP[4]\n"
1560 "U64SNE TEMP[0].x, TEMP[0].xyxy, IMM[4].zwzw\n"
1561 "AND TEMP[0].x, TEMP[0].xxxx, IMM[1].xxxx\n"
1562 "MOV TEMP[0].y, IMM[0].xxxx\n"
1563 "ENDIF\n"
1564
1565 "AND TEMP[4], CONST[0][0].wwww, IMM[2].zzzz\n"
1566 "UIF TEMP[4]\n"
1567 "STORE BUFFER[2].xy, IMM[0].xxxx, TEMP[0].xyxy\n"
1568 "ELSE\n"
1569 /* Clamping */
1570 "UIF TEMP[0].yyyy\n"
1571 "MOV TEMP[0].x, IMM[0].wwww\n"
1572 "ENDIF\n"
1573
1574 "AND TEMP[4], CONST[0][0].wwww, IMM[2].wwww\n"
1575 "UIF TEMP[4]\n"
1576 "UMIN TEMP[0].x, TEMP[0].xxxx, IMM[0].zzzz\n"
1577 "ENDIF\n"
1578
1579 "STORE BUFFER[2].x, IMM[0].xxxx, TEMP[0].xxxx\n"
1580 "ENDIF\n"
1581 "ENDIF\n"
1582 "ENDIF\n"
1583 "ENDIF\n"
1584
1585 "END\n";
1586
1587 char text[sizeof(text_tmpl) + 32];
1588 struct tgsi_token tokens[1024];
1589 struct pipe_compute_state state = {};
1590
1591 /* Hard code the frequency into the shader so that the backend can
1592 * use the full range of optimizations for divide-by-constant.
1593 */
1594 snprintf(text, sizeof(text), text_tmpl,
1595 rctx->screen->info.clock_crystal_freq);
1596
1597 if (!tgsi_text_translate(text, tokens, ARRAY_SIZE(tokens))) {
1598 assert(false);
1599 return;
1600 }
1601
1602 state.ir_type = PIPE_SHADER_IR_TGSI;
1603 state.prog = tokens;
1604
1605 rctx->query_result_shader = rctx->b.create_compute_state(&rctx->b, &state);
1606 }
1607
1608 static void r600_restore_qbo_state(struct r600_common_context *rctx,
1609 struct r600_qbo_state *st)
1610 {
1611 rctx->b.bind_compute_state(&rctx->b, st->saved_compute);
1612
1613 rctx->b.set_constant_buffer(&rctx->b, PIPE_SHADER_COMPUTE, 0, &st->saved_const0);
1614 pipe_resource_reference(&st->saved_const0.buffer, NULL);
1615
1616 rctx->b.set_shader_buffers(&rctx->b, PIPE_SHADER_COMPUTE, 0, 3, st->saved_ssbo);
1617 for (unsigned i = 0; i < 3; ++i)
1618 pipe_resource_reference(&st->saved_ssbo[i].buffer, NULL);
1619 }
1620
1621 static void r600_query_hw_get_result_resource(struct r600_common_context *rctx,
1622 struct r600_query *rquery,
1623 bool wait,
1624 enum pipe_query_value_type result_type,
1625 int index,
1626 struct pipe_resource *resource,
1627 unsigned offset)
1628 {
1629 struct r600_query_hw *query = (struct r600_query_hw *)rquery;
1630 struct r600_query_buffer *qbuf;
1631 struct r600_query_buffer *qbuf_prev;
1632 struct pipe_resource *tmp_buffer = NULL;
1633 unsigned tmp_buffer_offset = 0;
1634 struct r600_qbo_state saved_state = {};
1635 struct pipe_grid_info grid = {};
1636 struct pipe_constant_buffer constant_buffer = {};
1637 struct pipe_shader_buffer ssbo[3];
1638 struct r600_hw_query_params params;
1639 struct {
1640 uint32_t end_offset;
1641 uint32_t result_stride;
1642 uint32_t result_count;
1643 uint32_t config;
1644 uint32_t fence_offset;
1645 uint32_t pair_stride;
1646 uint32_t pair_count;
1647 } consts;
1648
1649 if (!rctx->query_result_shader) {
1650 r600_create_query_result_shader(rctx);
1651 if (!rctx->query_result_shader)
1652 return;
1653 }
1654
1655 if (query->buffer.previous) {
1656 u_suballocator_alloc(rctx->allocator_zeroed_memory, 16, 16,
1657 &tmp_buffer_offset, &tmp_buffer);
1658 if (!tmp_buffer)
1659 return;
1660 }
1661
1662 si_save_qbo_state(&rctx->b, &saved_state);
1663
1664 r600_get_hw_query_params(rctx, query, index >= 0 ? index : 0, &params);
1665 consts.end_offset = params.end_offset - params.start_offset;
1666 consts.fence_offset = params.fence_offset - params.start_offset;
1667 consts.result_stride = query->result_size;
1668 consts.pair_stride = params.pair_stride;
1669 consts.pair_count = params.pair_count;
1670
1671 constant_buffer.buffer_size = sizeof(consts);
1672 constant_buffer.user_buffer = &consts;
1673
1674 ssbo[1].buffer = tmp_buffer;
1675 ssbo[1].buffer_offset = tmp_buffer_offset;
1676 ssbo[1].buffer_size = 16;
1677
1678 ssbo[2] = ssbo[1];
1679
1680 rctx->b.bind_compute_state(&rctx->b, rctx->query_result_shader);
1681
1682 grid.block[0] = 1;
1683 grid.block[1] = 1;
1684 grid.block[2] = 1;
1685 grid.grid[0] = 1;
1686 grid.grid[1] = 1;
1687 grid.grid[2] = 1;
1688
1689 consts.config = 0;
1690 if (index < 0)
1691 consts.config |= 4;
1692 if (query->b.type == PIPE_QUERY_OCCLUSION_PREDICATE ||
1693 query->b.type == PIPE_QUERY_OCCLUSION_PREDICATE_CONSERVATIVE)
1694 consts.config |= 8;
1695 else if (query->b.type == PIPE_QUERY_SO_OVERFLOW_PREDICATE ||
1696 query->b.type == PIPE_QUERY_SO_OVERFLOW_ANY_PREDICATE)
1697 consts.config |= 8 | 256;
1698 else if (query->b.type == PIPE_QUERY_TIMESTAMP ||
1699 query->b.type == PIPE_QUERY_TIME_ELAPSED)
1700 consts.config |= 32;
1701
1702 switch (result_type) {
1703 case PIPE_QUERY_TYPE_U64:
1704 case PIPE_QUERY_TYPE_I64:
1705 consts.config |= 64;
1706 break;
1707 case PIPE_QUERY_TYPE_I32:
1708 consts.config |= 128;
1709 break;
1710 case PIPE_QUERY_TYPE_U32:
1711 break;
1712 }
1713
1714 rctx->flags |= rctx->screen->barrier_flags.cp_to_L2;
1715
1716 for (qbuf = &query->buffer; qbuf; qbuf = qbuf_prev) {
1717 if (query->b.type != PIPE_QUERY_TIMESTAMP) {
1718 qbuf_prev = qbuf->previous;
1719 consts.result_count = qbuf->results_end / query->result_size;
1720 consts.config &= ~3;
1721 if (qbuf != &query->buffer)
1722 consts.config |= 1;
1723 if (qbuf->previous)
1724 consts.config |= 2;
1725 } else {
1726 /* Only read the last timestamp. */
1727 qbuf_prev = NULL;
1728 consts.result_count = 0;
1729 consts.config |= 16;
1730 params.start_offset += qbuf->results_end - query->result_size;
1731 }
1732
1733 rctx->b.set_constant_buffer(&rctx->b, PIPE_SHADER_COMPUTE, 0, &constant_buffer);
1734
1735 ssbo[0].buffer = &qbuf->buf->b.b;
1736 ssbo[0].buffer_offset = params.start_offset;
1737 ssbo[0].buffer_size = qbuf->results_end - params.start_offset;
1738
1739 if (!qbuf->previous) {
1740 ssbo[2].buffer = resource;
1741 ssbo[2].buffer_offset = offset;
1742 ssbo[2].buffer_size = 8;
1743
1744 ((struct r600_resource *)resource)->TC_L2_dirty = true;
1745 }
1746
1747 rctx->b.set_shader_buffers(&rctx->b, PIPE_SHADER_COMPUTE, 0, 3, ssbo);
1748
1749 if (wait && qbuf == &query->buffer) {
1750 uint64_t va;
1751
1752 /* Wait for result availability. Wait only for readiness
1753 * of the last entry, since the fence writes should be
1754 * serialized in the CP.
1755 */
1756 va = qbuf->buf->gpu_address + qbuf->results_end - query->result_size;
1757 va += params.fence_offset;
1758
1759 si_gfx_wait_fence(rctx, va, 0x80000000, 0x80000000);
1760 }
1761
1762 rctx->b.launch_grid(&rctx->b, &grid);
1763 rctx->flags |= SI_CONTEXT_CS_PARTIAL_FLUSH;
1764 }
1765
1766 r600_restore_qbo_state(rctx, &saved_state);
1767 pipe_resource_reference(&tmp_buffer, NULL);
1768 }
1769
1770 static void r600_render_condition(struct pipe_context *ctx,
1771 struct pipe_query *query,
1772 boolean condition,
1773 enum pipe_render_cond_flag mode)
1774 {
1775 struct r600_common_context *rctx = (struct r600_common_context *)ctx;
1776 struct r600_query_hw *rquery = (struct r600_query_hw *)query;
1777 struct r600_atom *atom = &rctx->render_cond_atom;
1778
1779 if (query) {
1780 bool needs_workaround = false;
1781
1782 /* There was a firmware regression in VI which causes successive
1783 * SET_PREDICATION packets to give the wrong answer for
1784 * non-inverted stream overflow predication.
1785 */
1786 if (((rctx->chip_class == VI && rctx->screen->info.pfp_fw_feature < 49) ||
1787 (rctx->chip_class == GFX9 && rctx->screen->info.pfp_fw_feature < 38)) &&
1788 !condition &&
1789 (rquery->b.type == PIPE_QUERY_SO_OVERFLOW_ANY_PREDICATE ||
1790 (rquery->b.type == PIPE_QUERY_SO_OVERFLOW_PREDICATE &&
1791 (rquery->buffer.previous ||
1792 rquery->buffer.results_end > rquery->result_size)))) {
1793 needs_workaround = true;
1794 }
1795
1796 if (needs_workaround && !rquery->workaround_buf) {
1797 bool old_force_off = rctx->render_cond_force_off;
1798 rctx->render_cond_force_off = true;
1799
1800 u_suballocator_alloc(
1801 rctx->allocator_zeroed_memory, 8, 8,
1802 &rquery->workaround_offset,
1803 (struct pipe_resource **)&rquery->workaround_buf);
1804
1805 /* Reset to NULL to avoid a redundant SET_PREDICATION
1806 * from launching the compute grid.
1807 */
1808 rctx->render_cond = NULL;
1809
1810 ctx->get_query_result_resource(
1811 ctx, query, true, PIPE_QUERY_TYPE_U64, 0,
1812 &rquery->workaround_buf->b.b, rquery->workaround_offset);
1813
1814 /* Settings this in the render cond atom is too late,
1815 * so set it here. */
1816 rctx->flags |= rctx->screen->barrier_flags.L2_to_cp |
1817 SI_CONTEXT_FLUSH_FOR_RENDER_COND;
1818
1819 rctx->render_cond_force_off = old_force_off;
1820 }
1821 }
1822
1823 rctx->render_cond = query;
1824 rctx->render_cond_invert = condition;
1825 rctx->render_cond_mode = mode;
1826
1827 si_set_atom_dirty((struct si_context*)rctx, atom, query != NULL);
1828 }
1829
1830 void si_suspend_queries(struct r600_common_context *ctx)
1831 {
1832 struct r600_query_hw *query;
1833
1834 LIST_FOR_EACH_ENTRY(query, &ctx->active_queries, list) {
1835 r600_query_hw_emit_stop(ctx, query);
1836 }
1837 assert(ctx->num_cs_dw_queries_suspend == 0);
1838 }
1839
1840 void si_resume_queries(struct r600_common_context *ctx)
1841 {
1842 struct r600_query_hw *query;
1843
1844 assert(ctx->num_cs_dw_queries_suspend == 0);
1845
1846 /* Check CS space here. Resuming must not be interrupted by flushes. */
1847 si_need_gfx_cs_space((struct si_context*)ctx);
1848
1849 LIST_FOR_EACH_ENTRY(query, &ctx->active_queries, list) {
1850 r600_query_hw_emit_start(ctx, query);
1851 }
1852 }
1853
1854 #define XFULL(name_, query_type_, type_, result_type_, group_id_) \
1855 { \
1856 .name = name_, \
1857 .query_type = R600_QUERY_##query_type_, \
1858 .type = PIPE_DRIVER_QUERY_TYPE_##type_, \
1859 .result_type = PIPE_DRIVER_QUERY_RESULT_TYPE_##result_type_, \
1860 .group_id = group_id_ \
1861 }
1862
1863 #define X(name_, query_type_, type_, result_type_) \
1864 XFULL(name_, query_type_, type_, result_type_, ~(unsigned)0)
1865
1866 #define XG(group_, name_, query_type_, type_, result_type_) \
1867 XFULL(name_, query_type_, type_, result_type_, R600_QUERY_GROUP_##group_)
1868
1869 static struct pipe_driver_query_info r600_driver_query_list[] = {
1870 X("num-compilations", NUM_COMPILATIONS, UINT64, CUMULATIVE),
1871 X("num-shaders-created", NUM_SHADERS_CREATED, UINT64, CUMULATIVE),
1872 X("num-shader-cache-hits", NUM_SHADER_CACHE_HITS, UINT64, CUMULATIVE),
1873 X("draw-calls", DRAW_CALLS, UINT64, AVERAGE),
1874 X("decompress-calls", DECOMPRESS_CALLS, UINT64, AVERAGE),
1875 X("MRT-draw-calls", MRT_DRAW_CALLS, UINT64, AVERAGE),
1876 X("prim-restart-calls", PRIM_RESTART_CALLS, UINT64, AVERAGE),
1877 X("spill-draw-calls", SPILL_DRAW_CALLS, UINT64, AVERAGE),
1878 X("compute-calls", COMPUTE_CALLS, UINT64, AVERAGE),
1879 X("spill-compute-calls", SPILL_COMPUTE_CALLS, UINT64, AVERAGE),
1880 X("dma-calls", DMA_CALLS, UINT64, AVERAGE),
1881 X("cp-dma-calls", CP_DMA_CALLS, UINT64, AVERAGE),
1882 X("num-vs-flushes", NUM_VS_FLUSHES, UINT64, AVERAGE),
1883 X("num-ps-flushes", NUM_PS_FLUSHES, UINT64, AVERAGE),
1884 X("num-cs-flushes", NUM_CS_FLUSHES, UINT64, AVERAGE),
1885 X("num-CB-cache-flushes", NUM_CB_CACHE_FLUSHES, UINT64, AVERAGE),
1886 X("num-DB-cache-flushes", NUM_DB_CACHE_FLUSHES, UINT64, AVERAGE),
1887 X("num-L2-invalidates", NUM_L2_INVALIDATES, UINT64, AVERAGE),
1888 X("num-L2-writebacks", NUM_L2_WRITEBACKS, UINT64, AVERAGE),
1889 X("num-resident-handles", NUM_RESIDENT_HANDLES, UINT64, AVERAGE),
1890 X("tc-offloaded-slots", TC_OFFLOADED_SLOTS, UINT64, AVERAGE),
1891 X("tc-direct-slots", TC_DIRECT_SLOTS, UINT64, AVERAGE),
1892 X("tc-num-syncs", TC_NUM_SYNCS, UINT64, AVERAGE),
1893 X("CS-thread-busy", CS_THREAD_BUSY, UINT64, AVERAGE),
1894 X("gallium-thread-busy", GALLIUM_THREAD_BUSY, UINT64, AVERAGE),
1895 X("requested-VRAM", REQUESTED_VRAM, BYTES, AVERAGE),
1896 X("requested-GTT", REQUESTED_GTT, BYTES, AVERAGE),
1897 X("mapped-VRAM", MAPPED_VRAM, BYTES, AVERAGE),
1898 X("mapped-GTT", MAPPED_GTT, BYTES, AVERAGE),
1899 X("buffer-wait-time", BUFFER_WAIT_TIME, MICROSECONDS, CUMULATIVE),
1900 X("num-mapped-buffers", NUM_MAPPED_BUFFERS, UINT64, AVERAGE),
1901 X("num-GFX-IBs", NUM_GFX_IBS, UINT64, AVERAGE),
1902 X("num-SDMA-IBs", NUM_SDMA_IBS, UINT64, AVERAGE),
1903 X("GFX-BO-list-size", GFX_BO_LIST_SIZE, UINT64, AVERAGE),
1904 X("GFX-IB-size", GFX_IB_SIZE, UINT64, AVERAGE),
1905 X("num-bytes-moved", NUM_BYTES_MOVED, BYTES, CUMULATIVE),
1906 X("num-evictions", NUM_EVICTIONS, UINT64, CUMULATIVE),
1907 X("VRAM-CPU-page-faults", NUM_VRAM_CPU_PAGE_FAULTS, UINT64, CUMULATIVE),
1908 X("VRAM-usage", VRAM_USAGE, BYTES, AVERAGE),
1909 X("VRAM-vis-usage", VRAM_VIS_USAGE, BYTES, AVERAGE),
1910 X("GTT-usage", GTT_USAGE, BYTES, AVERAGE),
1911 X("back-buffer-ps-draw-ratio", BACK_BUFFER_PS_DRAW_RATIO, UINT64, AVERAGE),
1912
1913 /* GPIN queries are for the benefit of old versions of GPUPerfStudio,
1914 * which use it as a fallback path to detect the GPU type.
1915 *
1916 * Note: The names of these queries are significant for GPUPerfStudio
1917 * (and possibly their order as well). */
1918 XG(GPIN, "GPIN_000", GPIN_ASIC_ID, UINT, AVERAGE),
1919 XG(GPIN, "GPIN_001", GPIN_NUM_SIMD, UINT, AVERAGE),
1920 XG(GPIN, "GPIN_002", GPIN_NUM_RB, UINT, AVERAGE),
1921 XG(GPIN, "GPIN_003", GPIN_NUM_SPI, UINT, AVERAGE),
1922 XG(GPIN, "GPIN_004", GPIN_NUM_SE, UINT, AVERAGE),
1923
1924 X("temperature", GPU_TEMPERATURE, UINT64, AVERAGE),
1925 X("shader-clock", CURRENT_GPU_SCLK, HZ, AVERAGE),
1926 X("memory-clock", CURRENT_GPU_MCLK, HZ, AVERAGE),
1927
1928 /* The following queries must be at the end of the list because their
1929 * availability is adjusted dynamically based on the DRM version. */
1930 X("GPU-load", GPU_LOAD, UINT64, AVERAGE),
1931 X("GPU-shaders-busy", GPU_SHADERS_BUSY, UINT64, AVERAGE),
1932 X("GPU-ta-busy", GPU_TA_BUSY, UINT64, AVERAGE),
1933 X("GPU-gds-busy", GPU_GDS_BUSY, UINT64, AVERAGE),
1934 X("GPU-vgt-busy", GPU_VGT_BUSY, UINT64, AVERAGE),
1935 X("GPU-ia-busy", GPU_IA_BUSY, UINT64, AVERAGE),
1936 X("GPU-sx-busy", GPU_SX_BUSY, UINT64, AVERAGE),
1937 X("GPU-wd-busy", GPU_WD_BUSY, UINT64, AVERAGE),
1938 X("GPU-bci-busy", GPU_BCI_BUSY, UINT64, AVERAGE),
1939 X("GPU-sc-busy", GPU_SC_BUSY, UINT64, AVERAGE),
1940 X("GPU-pa-busy", GPU_PA_BUSY, UINT64, AVERAGE),
1941 X("GPU-db-busy", GPU_DB_BUSY, UINT64, AVERAGE),
1942 X("GPU-cp-busy", GPU_CP_BUSY, UINT64, AVERAGE),
1943 X("GPU-cb-busy", GPU_CB_BUSY, UINT64, AVERAGE),
1944 X("GPU-sdma-busy", GPU_SDMA_BUSY, UINT64, AVERAGE),
1945 X("GPU-pfp-busy", GPU_PFP_BUSY, UINT64, AVERAGE),
1946 X("GPU-meq-busy", GPU_MEQ_BUSY, UINT64, AVERAGE),
1947 X("GPU-me-busy", GPU_ME_BUSY, UINT64, AVERAGE),
1948 X("GPU-surf-sync-busy", GPU_SURF_SYNC_BUSY, UINT64, AVERAGE),
1949 X("GPU-cp-dma-busy", GPU_CP_DMA_BUSY, UINT64, AVERAGE),
1950 X("GPU-scratch-ram-busy", GPU_SCRATCH_RAM_BUSY, UINT64, AVERAGE),
1951 };
1952
1953 #undef X
1954 #undef XG
1955 #undef XFULL
1956
1957 static unsigned r600_get_num_queries(struct si_screen *sscreen)
1958 {
1959 if (sscreen->info.drm_major == 2 && sscreen->info.drm_minor >= 42)
1960 return ARRAY_SIZE(r600_driver_query_list);
1961 else if (sscreen->info.drm_major == 3) {
1962 if (sscreen->info.chip_class >= VI)
1963 return ARRAY_SIZE(r600_driver_query_list);
1964 else
1965 return ARRAY_SIZE(r600_driver_query_list) - 7;
1966 }
1967 else
1968 return ARRAY_SIZE(r600_driver_query_list) - 25;
1969 }
1970
1971 static int r600_get_driver_query_info(struct pipe_screen *screen,
1972 unsigned index,
1973 struct pipe_driver_query_info *info)
1974 {
1975 struct si_screen *sscreen = (struct si_screen*)screen;
1976 unsigned num_queries = r600_get_num_queries(sscreen);
1977
1978 if (!info) {
1979 unsigned num_perfcounters =
1980 si_get_perfcounter_info(sscreen, 0, NULL);
1981
1982 return num_queries + num_perfcounters;
1983 }
1984
1985 if (index >= num_queries)
1986 return si_get_perfcounter_info(sscreen, index - num_queries, info);
1987
1988 *info = r600_driver_query_list[index];
1989
1990 switch (info->query_type) {
1991 case R600_QUERY_REQUESTED_VRAM:
1992 case R600_QUERY_VRAM_USAGE:
1993 case R600_QUERY_MAPPED_VRAM:
1994 info->max_value.u64 = sscreen->info.vram_size;
1995 break;
1996 case R600_QUERY_REQUESTED_GTT:
1997 case R600_QUERY_GTT_USAGE:
1998 case R600_QUERY_MAPPED_GTT:
1999 info->max_value.u64 = sscreen->info.gart_size;
2000 break;
2001 case R600_QUERY_GPU_TEMPERATURE:
2002 info->max_value.u64 = 125;
2003 break;
2004 case R600_QUERY_VRAM_VIS_USAGE:
2005 info->max_value.u64 = sscreen->info.vram_vis_size;
2006 break;
2007 }
2008
2009 if (info->group_id != ~(unsigned)0 && sscreen->perfcounters)
2010 info->group_id += sscreen->perfcounters->num_groups;
2011
2012 return 1;
2013 }
2014
2015 /* Note: Unfortunately, GPUPerfStudio hardcodes the order of hardware
2016 * performance counter groups, so be careful when changing this and related
2017 * functions.
2018 */
2019 static int r600_get_driver_query_group_info(struct pipe_screen *screen,
2020 unsigned index,
2021 struct pipe_driver_query_group_info *info)
2022 {
2023 struct si_screen *sscreen = (struct si_screen *)screen;
2024 unsigned num_pc_groups = 0;
2025
2026 if (sscreen->perfcounters)
2027 num_pc_groups = sscreen->perfcounters->num_groups;
2028
2029 if (!info)
2030 return num_pc_groups + R600_NUM_SW_QUERY_GROUPS;
2031
2032 if (index < num_pc_groups)
2033 return si_get_perfcounter_group_info(sscreen, index, info);
2034
2035 index -= num_pc_groups;
2036 if (index >= R600_NUM_SW_QUERY_GROUPS)
2037 return 0;
2038
2039 info->name = "GPIN";
2040 info->max_active_queries = 5;
2041 info->num_queries = 5;
2042 return 1;
2043 }
2044
2045 void si_init_query_functions(struct r600_common_context *rctx)
2046 {
2047 rctx->b.create_query = r600_create_query;
2048 rctx->b.create_batch_query = si_create_batch_query;
2049 rctx->b.destroy_query = r600_destroy_query;
2050 rctx->b.begin_query = r600_begin_query;
2051 rctx->b.end_query = r600_end_query;
2052 rctx->b.get_query_result = r600_get_query_result;
2053 rctx->b.get_query_result_resource = r600_get_query_result_resource;
2054 rctx->render_cond_atom.emit = r600_emit_query_predication;
2055
2056 if (((struct si_screen*)rctx->b.screen)->info.num_render_backends > 0)
2057 rctx->b.render_condition = r600_render_condition;
2058
2059 LIST_INITHEAD(&rctx->active_queries);
2060 }
2061
2062 void si_init_screen_query_functions(struct si_screen *sscreen)
2063 {
2064 sscreen->b.get_driver_query_info = r600_get_driver_query_info;
2065 sscreen->b.get_driver_query_group_info = r600_get_driver_query_group_info;
2066 }