projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
r600g: move fast color clear code to a common place
[mesa.git] / src / gallium / drivers / radeon / r600_texture.c
1 /*
2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Jerome Glisse
25 * Corbin Simpson
26 */
27 #include "r600_pipe_common.h"
28 #include "r600_cs.h"
29 #include "util/u_format.h"
30 #include "util/u_memory.h"
31 #include "util/u_pack_color.h"
32 #include <errno.h>
33 #include <inttypes.h>
34
35 /* Same as resource_copy_region, except that both upsampling and downsampling are allowed. */
36 static void r600_copy_region_with_blit(struct pipe_context *pipe,
37 struct pipe_resource *dst,
38 unsigned dst_level,
39 unsigned dstx, unsigned dsty, unsigned dstz,
40 struct pipe_resource *src,
41 unsigned src_level,
42 const struct pipe_box *src_box)
43 {
44 struct pipe_blit_info blit;
45
46 memset(&blit, 0, sizeof(blit));
47 blit.src.resource = src;
48 blit.src.format = src->format;
49 blit.src.level = src_level;
50 blit.src.box = *src_box;
51 blit.dst.resource = dst;
52 blit.dst.format = dst->format;
53 blit.dst.level = dst_level;
54 blit.dst.box.x = dstx;
55 blit.dst.box.y = dsty;
56 blit.dst.box.z = dstz;
57 blit.dst.box.width = src_box->width;
58 blit.dst.box.height = src_box->height;
59 blit.dst.box.depth = src_box->depth;
60 blit.mask = util_format_get_mask(src->format) &
61 util_format_get_mask(dst->format);
62 blit.filter = PIPE_TEX_FILTER_NEAREST;
63
64 if (blit.mask) {
65 pipe->blit(pipe, &blit);
66 }
67 }
68
69 /* Copy from a full GPU texture to a transfer's staging one. */
70 static void r600_copy_to_staging_texture(struct pipe_context *ctx, struct r600_transfer *rtransfer)
71 {
72 struct r600_common_context *rctx = (struct r600_common_context*)ctx;
73 struct pipe_transfer *transfer = (struct pipe_transfer*)rtransfer;
74 struct pipe_resource *dst = &rtransfer->staging->b.b;
75 struct pipe_resource *src = transfer->resource;
76
77 if (src->nr_samples > 1) {
78 r600_copy_region_with_blit(ctx, dst, 0, 0, 0, 0,
79 src, transfer->level, &transfer->box);
80 return;
81 }
82
83 if (!rctx->dma_copy(ctx, dst, 0, 0, 0, 0,
84 src, transfer->level,
85 &transfer->box)) {
86 ctx->resource_copy_region(ctx, dst, 0, 0, 0, 0,
87 src, transfer->level, &transfer->box);
88 }
89 }
90
91 /* Copy from a transfer's staging texture to a full GPU one. */
92 static void r600_copy_from_staging_texture(struct pipe_context *ctx, struct r600_transfer *rtransfer)
93 {
94 struct r600_common_context *rctx = (struct r600_common_context*)ctx;
95 struct pipe_transfer *transfer = (struct pipe_transfer*)rtransfer;
96 struct pipe_resource *dst = transfer->resource;
97 struct pipe_resource *src = &rtransfer->staging->b.b;
98 struct pipe_box sbox;
99
100 u_box_3d(0, 0, 0, transfer->box.width, transfer->box.height, transfer->box.depth, &sbox);
101
102 if (dst->nr_samples > 1) {
103 r600_copy_region_with_blit(ctx, dst, transfer->level,
104 transfer->box.x, transfer->box.y, transfer->box.z,
105 src, 0, &sbox);
106 return;
107 }
108
109 if (!rctx->dma_copy(ctx, dst, transfer->level,
110 transfer->box.x, transfer->box.y, transfer->box.z,
111 src, 0, &sbox)) {
112 ctx->resource_copy_region(ctx, dst, transfer->level,
113 transfer->box.x, transfer->box.y, transfer->box.z,
114 src, 0, &sbox);
115 }
116 }
117
118 static unsigned r600_texture_get_offset(struct r600_texture *rtex, unsigned level,
119 const struct pipe_box *box)
120 {
121 enum pipe_format format = rtex->resource.b.b.format;
122
123 return rtex->surface.level[level].offset +
124 box->z * rtex->surface.level[level].slice_size +
125 box->y / util_format_get_blockheight(format) * rtex->surface.level[level].pitch_bytes +
126 box->x / util_format_get_blockwidth(format) * util_format_get_blocksize(format);
127 }
128
129 static int r600_init_surface(struct r600_common_screen *rscreen,
130 struct radeon_surface *surface,
131 const struct pipe_resource *ptex,
132 unsigned array_mode,
133 bool is_flushed_depth)
134 {
135 const struct util_format_description *desc =
136 util_format_description(ptex->format);
137 bool is_depth, is_stencil;
138
139 is_depth = util_format_has_depth(desc);
140 is_stencil = util_format_has_stencil(desc);
141
142 surface->npix_x = ptex->width0;
143 surface->npix_y = ptex->height0;
144 surface->npix_z = ptex->depth0;
145 surface->blk_w = util_format_get_blockwidth(ptex->format);
146 surface->blk_h = util_format_get_blockheight(ptex->format);
147 surface->blk_d = 1;
148 surface->array_size = 1;
149 surface->last_level = ptex->last_level;
150
151 if (rscreen->chip_class >= EVERGREEN && !is_flushed_depth &&
152 ptex->format == PIPE_FORMAT_Z32_FLOAT_S8X24_UINT) {
153 surface->bpe = 4; /* stencil is allocated separately on evergreen */
154 } else {
155 surface->bpe = util_format_get_blocksize(ptex->format);
156 /* align byte per element on dword */
157 if (surface->bpe == 3) {
158 surface->bpe = 4;
159 }
160 }
161
162 surface->nsamples = ptex->nr_samples ? ptex->nr_samples : 1;
163 surface->flags = RADEON_SURF_SET(array_mode, MODE);
164
165 switch (ptex->target) {
166 case PIPE_TEXTURE_1D:
167 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_1D, TYPE);
168 break;
169 case PIPE_TEXTURE_RECT:
170 case PIPE_TEXTURE_2D:
171 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_2D, TYPE);
172 break;
173 case PIPE_TEXTURE_3D:
174 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_3D, TYPE);
175 break;
176 case PIPE_TEXTURE_1D_ARRAY:
177 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_1D_ARRAY, TYPE);
178 surface->array_size = ptex->array_size;
179 break;
180 case PIPE_TEXTURE_2D_ARRAY:
181 case PIPE_TEXTURE_CUBE_ARRAY: /* cube array layout like 2d array */
182 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_2D_ARRAY, TYPE);
183 surface->array_size = ptex->array_size;
184 break;
185 case PIPE_TEXTURE_CUBE:
186 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_CUBEMAP, TYPE);
187 break;
188 case PIPE_BUFFER:
189 default:
190 return -EINVAL;
191 }
192 if (ptex->bind & PIPE_BIND_SCANOUT) {
193 surface->flags |= RADEON_SURF_SCANOUT;
194 }
195
196 if (!is_flushed_depth && is_depth) {
197 surface->flags |= RADEON_SURF_ZBUFFER;
198
199 if (is_stencil) {
200 surface->flags |= RADEON_SURF_SBUFFER |
201 RADEON_SURF_HAS_SBUFFER_MIPTREE;
202 }
203 }
204 if (rscreen->chip_class >= SI) {
205 surface->flags |= RADEON_SURF_HAS_TILE_MODE_INDEX;
206 }
207 return 0;
208 }
209
210 static int r600_setup_surface(struct pipe_screen *screen,
211 struct r600_texture *rtex,
212 unsigned pitch_in_bytes_override)
213 {
214 struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
215 int r;
216
217 r = rscreen->ws->surface_init(rscreen->ws, &rtex->surface);
218 if (r) {
219 return r;
220 }
221
222 rtex->size = rtex->surface.bo_size;
223
224 if (pitch_in_bytes_override && pitch_in_bytes_override != rtex->surface.level[0].pitch_bytes) {
225 /* old ddx on evergreen over estimate alignment for 1d, only 1 level
226 * for those
227 */
228 rtex->surface.level[0].nblk_x = pitch_in_bytes_override / rtex->surface.bpe;
229 rtex->surface.level[0].pitch_bytes = pitch_in_bytes_override;
230 rtex->surface.level[0].slice_size = pitch_in_bytes_override * rtex->surface.level[0].nblk_y;
231 if (rtex->surface.flags & RADEON_SURF_SBUFFER) {
232 rtex->surface.stencil_offset =
233 rtex->surface.stencil_level[0].offset = rtex->surface.level[0].slice_size;
234 }
235 }
236 return 0;
237 }
238
239 static boolean r600_texture_get_handle(struct pipe_screen* screen,
240 struct pipe_resource *ptex,
241 struct winsys_handle *whandle)
242 {
243 struct r600_texture *rtex = (struct r600_texture*)ptex;
244 struct r600_resource *resource = &rtex->resource;
245 struct radeon_surface *surface = &rtex->surface;
246 struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
247
248 rscreen->ws->buffer_set_tiling(resource->buf,
249 NULL,
250 surface->level[0].mode >= RADEON_SURF_MODE_1D ?
251 RADEON_LAYOUT_TILED : RADEON_LAYOUT_LINEAR,
252 surface->level[0].mode >= RADEON_SURF_MODE_2D ?
253 RADEON_LAYOUT_TILED : RADEON_LAYOUT_LINEAR,
254 surface->bankw, surface->bankh,
255 surface->tile_split,
256 surface->stencil_tile_split,
257 surface->mtilea,
258 surface->level[0].pitch_bytes,
259 (surface->flags & RADEON_SURF_SCANOUT) != 0);
260
261 return rscreen->ws->buffer_get_handle(resource->buf,
262 surface->level[0].pitch_bytes, whandle);
263 }
264
265 static void r600_texture_destroy(struct pipe_screen *screen,
266 struct pipe_resource *ptex)
267 {
268 struct r600_texture *rtex = (struct r600_texture*)ptex;
269 struct r600_resource *resource = &rtex->resource;
270
271 if (rtex->flushed_depth_texture)
272 pipe_resource_reference((struct pipe_resource **)&rtex->flushed_depth_texture, NULL);
273
274 pipe_resource_reference((struct pipe_resource**)&rtex->htile_buffer, NULL);
275 if (rtex->cmask_buffer != &rtex->resource) {
276 pipe_resource_reference((struct pipe_resource**)&rtex->cmask_buffer, NULL);
277 }
278 pb_reference(&resource->buf, NULL);
279 FREE(rtex);
280 }
281
282 static const struct u_resource_vtbl r600_texture_vtbl;
283
284 /* The number of samples can be specified independently of the texture. */
285 void r600_texture_get_fmask_info(struct r600_common_screen *rscreen,
286 struct r600_texture *rtex,
287 unsigned nr_samples,
288 struct r600_fmask_info *out)
289 {
290 /* FMASK is allocated like an ordinary texture. */
291 struct radeon_surface fmask = rtex->surface;
292
293 memset(out, 0, sizeof(*out));
294
295 fmask.bo_alignment = 0;
296 fmask.bo_size = 0;
297 fmask.nsamples = 1;
298 fmask.flags |= RADEON_SURF_FMASK;
299
300 if (rscreen->chip_class >= SI) {
301 fmask.flags |= RADEON_SURF_HAS_TILE_MODE_INDEX;
302 }
303
304 switch (nr_samples) {
305 case 2:
306 case 4:
307 fmask.bpe = 1;
308 if (rscreen->chip_class <= CAYMAN) {
309 fmask.bankh = 4;
310 }
311 break;
312 case 8:
313 fmask.bpe = 4;
314 break;
315 default:
316 R600_ERR("Invalid sample count for FMASK allocation.\n");
317 return;
318 }
319
320 /* Overallocate FMASK on R600-R700 to fix colorbuffer corruption.
321 * This can be fixed by writing a separate FMASK allocator specifically
322 * for R600-R700 asics. */
323 if (rscreen->chip_class <= R700) {
324 fmask.bpe *= 2;
325 }
326
327 if (rscreen->ws->surface_init(rscreen->ws, &fmask)) {
328 R600_ERR("Got error in surface_init while allocating FMASK.\n");
329 return;
330 }
331
332 assert(fmask.level[0].mode == RADEON_SURF_MODE_2D);
333
334 out->slice_tile_max = (fmask.level[0].nblk_x * fmask.level[0].nblk_y) / 64;
335 if (out->slice_tile_max)
336 out->slice_tile_max -= 1;
337
338 out->tile_mode_index = fmask.tiling_index[0];
339 out->pitch = fmask.level[0].nblk_x;
340 out->bank_height = fmask.bankh;
341 out->alignment = MAX2(256, fmask.bo_alignment);
342 out->size = fmask.bo_size;
343 }
344
345 static void r600_texture_allocate_fmask(struct r600_common_screen *rscreen,
346 struct r600_texture *rtex)
347 {
348 r600_texture_get_fmask_info(rscreen, rtex,
349 rtex->resource.b.b.nr_samples, &rtex->fmask);
350
351 rtex->fmask.offset = align(rtex->size, rtex->fmask.alignment);
352 rtex->size = rtex->fmask.offset + rtex->fmask.size;
353 }
354
355 void r600_texture_get_cmask_info(struct r600_common_screen *rscreen,
356 struct r600_texture *rtex,
357 struct r600_cmask_info *out)
358 {
359 unsigned cmask_tile_width = 8;
360 unsigned cmask_tile_height = 8;
361 unsigned cmask_tile_elements = cmask_tile_width * cmask_tile_height;
362 unsigned element_bits = 4;
363 unsigned cmask_cache_bits = 1024;
364 unsigned num_pipes = rscreen->tiling_info.num_channels;
365 unsigned pipe_interleave_bytes = rscreen->tiling_info.group_bytes;
366
367 unsigned elements_per_macro_tile = (cmask_cache_bits / element_bits) * num_pipes;
368 unsigned pixels_per_macro_tile = elements_per_macro_tile * cmask_tile_elements;
369 unsigned sqrt_pixels_per_macro_tile = sqrt(pixels_per_macro_tile);
370 unsigned macro_tile_width = util_next_power_of_two(sqrt_pixels_per_macro_tile);
371 unsigned macro_tile_height = pixels_per_macro_tile / macro_tile_width;
372
373 unsigned pitch_elements = align(rtex->surface.npix_x, macro_tile_width);
374 unsigned height = align(rtex->surface.npix_y, macro_tile_height);
375
376 unsigned base_align = num_pipes * pipe_interleave_bytes;
377 unsigned slice_bytes =
378 ((pitch_elements * height * element_bits + 7) / 8) / cmask_tile_elements;
379
380 assert(macro_tile_width % 128 == 0);
381 assert(macro_tile_height % 128 == 0);
382
383 out->slice_tile_max = ((pitch_elements * height) / (128*128)) - 1;
384 out->alignment = MAX2(256, base_align);
385 out->size = rtex->surface.array_size * align(slice_bytes, base_align);
386 }
387
388 static void si_texture_get_cmask_info(struct r600_common_screen *rscreen,
389 struct r600_texture *rtex,
390 struct r600_cmask_info *out)
391 {
392 unsigned pipe_interleave_bytes = rscreen->tiling_info.group_bytes;
393 unsigned num_pipes = rscreen->tiling_info.num_channels;
394 unsigned cl_width, cl_height;
395
396 switch (num_pipes) {
397 case 2:
398 cl_width = 32;
399 cl_height = 16;
400 break;
401 case 4:
402 cl_width = 32;
403 cl_height = 32;
404 break;
405 case 8:
406 cl_width = 64;
407 cl_height = 32;
408 break;
409 case 16: /* Hawaii */
410 cl_width = 64;
411 cl_height = 64;
412 break;
413 default:
414 assert(0);
415 return;
416 }
417
418 unsigned base_align = num_pipes * pipe_interleave_bytes;
419
420 unsigned width = align(rtex->surface.npix_x, cl_width*8);
421 unsigned height = align(rtex->surface.npix_y, cl_height*8);
422 unsigned slice_elements = (width * height) / (8*8);
423
424 /* Each element of CMASK is a nibble. */
425 unsigned slice_bytes = slice_elements / 2;
426
427 out->slice_tile_max = (width * height) / (128*128);
428 if (out->slice_tile_max)
429 out->slice_tile_max -= 1;
430
431 out->alignment = MAX2(256, base_align);
432 out->size = rtex->surface.array_size * align(slice_bytes, base_align);
433 }
434
435 static void r600_texture_allocate_cmask(struct r600_common_screen *rscreen,
436 struct r600_texture *rtex)
437 {
438 if (rscreen->chip_class >= SI) {
439 si_texture_get_cmask_info(rscreen, rtex, &rtex->cmask);
440 } else {
441 r600_texture_get_cmask_info(rscreen, rtex, &rtex->cmask);
442 }
443
444 rtex->cmask.offset = align(rtex->size, rtex->cmask.alignment);
445 rtex->size = rtex->cmask.offset + rtex->cmask.size;
446
447 if (rscreen->chip_class >= SI)
448 rtex->cb_color_info |= SI_S_028C70_FAST_CLEAR(1);
449 else
450 rtex->cb_color_info |= EG_S_028C70_FAST_CLEAR(1);
451 }
452
453 static void r600_texture_alloc_cmask_separate(struct r600_common_screen *rscreen,
454 struct r600_texture *rtex)
455 {
456 if (rtex->cmask_buffer)
457 return;
458
459 assert(rtex->cmask.size == 0);
460
461 r600_texture_get_cmask_info(rscreen, rtex, &rtex->cmask);
462
463 rtex->cmask_buffer = (struct r600_resource *)
464 pipe_buffer_create(&rscreen->b, PIPE_BIND_CUSTOM,
465 PIPE_USAGE_DEFAULT, rtex->cmask.size);
466 if (rtex->cmask_buffer == NULL) {
467 rtex->cmask.size = 0;
468 return;
469 }
470
471 /* update colorbuffer state bits */
472 rtex->cmask.base_address_reg =
473 r600_resource_va(&rscreen->b, &rtex->cmask_buffer->b.b) >> 8;
474
475 if (rscreen->chip_class >= SI)
476 rtex->cb_color_info |= SI_S_028C70_FAST_CLEAR(1);
477 else
478 rtex->cb_color_info |= EG_S_028C70_FAST_CLEAR(1);
479 }
480
481 static unsigned si_texture_htile_alloc_size(struct r600_common_screen *rscreen,
482 struct r600_texture *rtex)
483 {
484 unsigned cl_width, cl_height, width, height;
485 unsigned slice_elements, slice_bytes, pipe_interleave_bytes, base_align;
486 unsigned num_pipes = rscreen->tiling_info.num_channels;
487
488 /* HTILE doesn't work with 1D tiling (there's massive corruption
489 * in glxgears). */
490 if (rtex->surface.level[0].mode != RADEON_SURF_MODE_2D)
491 return 0;
492
493 switch (num_pipes) {
494 case 2:
495 cl_width = 32;
496 cl_height = 32;
497 break;
498 case 4:
499 cl_width = 64;
500 cl_height = 32;
501 break;
502 case 8:
503 cl_width = 64;
504 cl_height = 64;
505 break;
506 case 16:
507 cl_width = 128;
508 cl_height = 64;
509 break;
510 default:
511 assert(0);
512 return 0;
513 }
514
515 width = align(rtex->surface.npix_x, cl_width * 8);
516 height = align(rtex->surface.npix_y, cl_height * 8);
517
518 slice_elements = (width * height) / (8 * 8);
519 slice_bytes = slice_elements * 4;
520
521 pipe_interleave_bytes = rscreen->tiling_info.group_bytes;
522 base_align = num_pipes * pipe_interleave_bytes;
523
524 return rtex->surface.array_size * align(slice_bytes, base_align);
525 }
526
527 static unsigned r600_texture_htile_alloc_size(struct r600_common_screen *rscreen,
528 struct r600_texture *rtex)
529 {
530 unsigned sw = rtex->surface.level[0].nblk_x * rtex->surface.blk_w;
531 unsigned sh = rtex->surface.level[0].nblk_y * rtex->surface.blk_h;
532 unsigned npipes = rscreen->info.r600_num_tile_pipes;
533 unsigned htile_size;
534
535 /* XXX also use it for other texture targets */
536 if (rscreen->info.drm_minor < 26 ||
537 rtex->resource.b.b.target != PIPE_TEXTURE_2D ||
538 rtex->surface.level[0].nblk_x < 32 ||
539 rtex->surface.level[0].nblk_y < 32) {
540 return 0;
541 }
542
543 /* this alignment and htile size only apply to linear htile buffer */
544 sw = align(sw, 16 << 3);
545 sh = align(sh, npipes << 3);
546 htile_size = (sw >> 3) * (sh >> 3) * 4;
547 /* must be aligned with 2K * npipes */
548 htile_size = align(htile_size, (2 << 10) * npipes);
549 return htile_size;
550 }
551
552 static void r600_texture_allocate_htile(struct r600_common_screen *rscreen,
553 struct r600_texture *rtex)
554 {
555 unsigned htile_size;
556 if (rscreen->chip_class >= SI) {
557 htile_size = si_texture_htile_alloc_size(rscreen, rtex);
558 } else {
559 htile_size = r600_texture_htile_alloc_size(rscreen, rtex);
560 }
561
562 if (!htile_size)
563 return;
564
565 /* XXX don't allocate it separately */
566 rtex->htile_buffer = (struct r600_resource*)
567 pipe_buffer_create(&rscreen->b, PIPE_BIND_CUSTOM,
568 PIPE_USAGE_DEFAULT, htile_size);
569 if (rtex->htile_buffer == NULL) {
570 /* this is not a fatal error as we can still keep rendering
571 * without htile buffer */
572 R600_ERR("Failed to create buffer object for htile buffer.\n");
573 } else {
574 r600_screen_clear_buffer(rscreen, &rtex->htile_buffer->b.b, 0, htile_size, 0);
575 }
576 }
577
578 /* Common processing for r600_texture_create and r600_texture_from_handle */
579 static struct r600_texture *
580 r600_texture_create_object(struct pipe_screen *screen,
581 const struct pipe_resource *base,
582 unsigned pitch_in_bytes_override,
583 struct pb_buffer *buf,
584 struct radeon_surface *surface)
585 {
586 struct r600_texture *rtex;
587 struct r600_resource *resource;
588 struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
589 uint64_t va;
590
591 rtex = CALLOC_STRUCT(r600_texture);
592 if (rtex == NULL)
593 return NULL;
594
595 resource = &rtex->resource;
596 resource->b.b = *base;
597 resource->b.vtbl = &r600_texture_vtbl;
598 pipe_reference_init(&resource->b.b.reference, 1);
599 resource->b.b.screen = screen;
600 rtex->pitch_override = pitch_in_bytes_override;
601
602 /* don't include stencil-only formats which we don't support for rendering */
603 rtex->is_depth = util_format_has_depth(util_format_description(rtex->resource.b.b.format));
604
605 rtex->surface = *surface;
606 if (r600_setup_surface(screen, rtex, pitch_in_bytes_override)) {
607 FREE(rtex);
608 return NULL;
609 }
610
611 /* Tiled depth textures utilize the non-displayable tile order.
612 * This must be done after r600_setup_surface.
613 * Applies to R600-Cayman. */
614 rtex->non_disp_tiling = rtex->is_depth && rtex->surface.level[0].mode >= RADEON_SURF_MODE_1D;
615
616 if (rtex->is_depth) {
617 if (!(base->flags & (R600_RESOURCE_FLAG_TRANSFER |
618 R600_RESOURCE_FLAG_FLUSHED_DEPTH)) &&
619 (rscreen->debug_flags & DBG_HYPERZ)) {
620
621 r600_texture_allocate_htile(rscreen, rtex);
622 }
623 } else {
624 if (base->nr_samples > 1) {
625 if (!buf) {
626 r600_texture_allocate_fmask(rscreen, rtex);
627 r600_texture_allocate_cmask(rscreen, rtex);
628 rtex->cmask_buffer = &rtex->resource;
629 }
630 if (!rtex->fmask.size || !rtex->cmask.size) {
631 FREE(rtex);
632 return NULL;
633 }
634 }
635 }
636
637 /* Now create the backing buffer. */
638 if (!buf) {
639 if (!r600_init_resource(rscreen, resource, rtex->size,
640 rtex->surface.bo_alignment, FALSE)) {
641 FREE(rtex);
642 return NULL;
643 }
644 } else {
645 resource->buf = buf;
646 resource->cs_buf = rscreen->ws->buffer_get_cs_handle(buf);
647 resource->domains = RADEON_DOMAIN_GTT | RADEON_DOMAIN_VRAM;
648 }
649
650 if (rtex->cmask.size) {
651 /* Initialize the cmask to 0xCC (= compressed state). */
652 r600_screen_clear_buffer(rscreen, &rtex->cmask_buffer->b.b,
653 rtex->cmask.offset, rtex->cmask.size, 0xCCCCCCCC);
654 }
655
656 /* Initialize the CMASK base register value. */
657 va = r600_resource_va(&rscreen->b, &rtex->resource.b.b);
658 rtex->cmask.base_address_reg = (va + rtex->cmask.offset) >> 8;
659
660 if (rscreen->debug_flags & DBG_VM) {
661 fprintf(stderr, "VM start=0x%"PRIu64" end=0x%"PRIu64" | Texture %ix%ix%i, %i levels, %i samples, %s\n",
662 r600_resource_va(screen, &rtex->resource.b.b),
663 r600_resource_va(screen, &rtex->resource.b.b) + rtex->resource.buf->size,
664 base->width0, base->height0, util_max_layer(base, 0)+1, base->last_level+1,
665 base->nr_samples ? base->nr_samples : 1, util_format_short_name(base->format));
666 }
667
668 if (rscreen->debug_flags & DBG_TEX ||
669 (rtex->resource.b.b.last_level > 0 && rscreen->debug_flags & DBG_TEXMIP)) {
670 printf("Texture: npix_x=%u, npix_y=%u, npix_z=%u, blk_w=%u, "
671 "blk_h=%u, blk_d=%u, array_size=%u, last_level=%u, "
672 "bpe=%u, nsamples=%u, flags=0x%x, %s\n",
673 rtex->surface.npix_x, rtex->surface.npix_y,
674 rtex->surface.npix_z, rtex->surface.blk_w,
675 rtex->surface.blk_h, rtex->surface.blk_d,
676 rtex->surface.array_size, rtex->surface.last_level,
677 rtex->surface.bpe, rtex->surface.nsamples,
678 rtex->surface.flags, util_format_short_name(base->format));
679 for (int i = 0; i <= rtex->surface.last_level; i++) {
680 printf(" L %i: offset=%"PRIu64", slice_size=%"PRIu64", npix_x=%u, "
681 "npix_y=%u, npix_z=%u, nblk_x=%u, nblk_y=%u, "
682 "nblk_z=%u, pitch_bytes=%u, mode=%u\n",
683 i, rtex->surface.level[i].offset,
684 rtex->surface.level[i].slice_size,
685 u_minify(rtex->resource.b.b.width0, i),
686 u_minify(rtex->resource.b.b.height0, i),
687 u_minify(rtex->resource.b.b.depth0, i),
688 rtex->surface.level[i].nblk_x,
689 rtex->surface.level[i].nblk_y,
690 rtex->surface.level[i].nblk_z,
691 rtex->surface.level[i].pitch_bytes,
692 rtex->surface.level[i].mode);
693 }
694 if (rtex->surface.flags & RADEON_SURF_SBUFFER) {
695 for (int i = 0; i <= rtex->surface.last_level; i++) {
696 printf(" S %i: offset=%"PRIu64", slice_size=%"PRIu64", npix_x=%u, "
697 "npix_y=%u, npix_z=%u, nblk_x=%u, nblk_y=%u, "
698 "nblk_z=%u, pitch_bytes=%u, mode=%u\n",
699 i, rtex->surface.stencil_level[i].offset,
700 rtex->surface.stencil_level[i].slice_size,
701 u_minify(rtex->resource.b.b.width0, i),
702 u_minify(rtex->resource.b.b.height0, i),
703 u_minify(rtex->resource.b.b.depth0, i),
704 rtex->surface.stencil_level[i].nblk_x,
705 rtex->surface.stencil_level[i].nblk_y,
706 rtex->surface.stencil_level[i].nblk_z,
707 rtex->surface.stencil_level[i].pitch_bytes,
708 rtex->surface.stencil_level[i].mode);
709 }
710 }
711 }
712 return rtex;
713 }
714
715 static unsigned r600_choose_tiling(struct r600_common_screen *rscreen,
716 const struct pipe_resource *templ)
717 {
718 const struct util_format_description *desc = util_format_description(templ->format);
719
720 /* MSAA resources must be 2D tiled. */
721 if (templ->nr_samples > 1)
722 return RADEON_SURF_MODE_2D;
723
724 /* Transfer resources should be linear. */
725 if (templ->flags & R600_RESOURCE_FLAG_TRANSFER)
726 return RADEON_SURF_MODE_LINEAR_ALIGNED;
727
728 /* Handle common candidates for the linear mode.
729 * Compressed textures must always be tiled. */
730 if (!(templ->flags & R600_RESOURCE_FLAG_FORCE_TILING) &&
731 !util_format_is_compressed(templ->format)) {
732 /* Tiling doesn't work with the 422 (SUBSAMPLED) formats on R600-Cayman. */
733 if (rscreen->chip_class <= CAYMAN &&
734 desc->layout == UTIL_FORMAT_LAYOUT_SUBSAMPLED)
735 return RADEON_SURF_MODE_LINEAR_ALIGNED;
736
737 /* Cursors are linear on SI.
738 * (XXX double-check, maybe also use RADEON_SURF_SCANOUT) */
739 if (rscreen->chip_class >= SI &&
740 (templ->bind & PIPE_BIND_CURSOR))
741 return RADEON_SURF_MODE_LINEAR_ALIGNED;
742
743 if (templ->bind & PIPE_BIND_LINEAR)
744 return RADEON_SURF_MODE_LINEAR_ALIGNED;
745
746 /* Textures with a very small height are recommended to be linear. */
747 if (templ->target == PIPE_TEXTURE_1D ||
748 templ->target == PIPE_TEXTURE_1D_ARRAY ||
749 templ->height0 <= 4)
750 return RADEON_SURF_MODE_LINEAR_ALIGNED;
751
752 /* Textures likely to be mapped often. */
753 if (templ->usage == PIPE_USAGE_STAGING ||
754 templ->usage == PIPE_USAGE_STREAM)
755 return RADEON_SURF_MODE_LINEAR_ALIGNED;
756 }
757
758 /* Make small textures 1D tiled. */
759 if (templ->width0 <= 16 || templ->height0 <= 16)
760 return RADEON_SURF_MODE_1D;
761
762 /* The allocator will switch to 1D if needed. */
763 return RADEON_SURF_MODE_2D;
764 }
765
766 struct pipe_resource *r600_texture_create(struct pipe_screen *screen,
767 const struct pipe_resource *templ)
768 {
769 struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
770 struct radeon_surface surface = {0};
771 int r;
772
773 r = r600_init_surface(rscreen, &surface, templ,
774 r600_choose_tiling(rscreen, templ),
775 templ->flags & R600_RESOURCE_FLAG_FLUSHED_DEPTH);
776 if (r) {
777 return NULL;
778 }
779 r = rscreen->ws->surface_best(rscreen->ws, &surface);
780 if (r) {
781 return NULL;
782 }
783 return (struct pipe_resource *)r600_texture_create_object(screen, templ,
784 0, NULL, &surface);
785 }
786
787 static struct pipe_resource *r600_texture_from_handle(struct pipe_screen *screen,
788 const struct pipe_resource *templ,
789 struct winsys_handle *whandle)
790 {
791 struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
792 struct pb_buffer *buf = NULL;
793 unsigned stride = 0;
794 unsigned array_mode;
795 enum radeon_bo_layout micro, macro;
796 struct radeon_surface surface;
797 bool scanout;
798 int r;
799
800 /* Support only 2D textures without mipmaps */
801 if ((templ->target != PIPE_TEXTURE_2D && templ->target != PIPE_TEXTURE_RECT) ||
802 templ->depth0 != 1 || templ->last_level != 0)
803 return NULL;
804
805 buf = rscreen->ws->buffer_from_handle(rscreen->ws, whandle, &stride);
806 if (!buf)
807 return NULL;
808
809 rscreen->ws->buffer_get_tiling(buf, &micro, &macro,
810 &surface.bankw, &surface.bankh,
811 &surface.tile_split,
812 &surface.stencil_tile_split,
813 &surface.mtilea, &scanout);
814
815 if (macro == RADEON_LAYOUT_TILED)
816 array_mode = RADEON_SURF_MODE_2D;
817 else if (micro == RADEON_LAYOUT_TILED)
818 array_mode = RADEON_SURF_MODE_1D;
819 else
820 array_mode = RADEON_SURF_MODE_LINEAR_ALIGNED;
821
822 r = r600_init_surface(rscreen, &surface, templ, array_mode, false);
823 if (r) {
824 return NULL;
825 }
826
827 if (scanout)
828 surface.flags |= RADEON_SURF_SCANOUT;
829
830 return (struct pipe_resource *)r600_texture_create_object(screen, templ,
831 stride, buf, &surface);
832 }
833
834 bool r600_init_flushed_depth_texture(struct pipe_context *ctx,
835 struct pipe_resource *texture,
836 struct r600_texture **staging)
837 {
838 struct r600_texture *rtex = (struct r600_texture*)texture;
839 struct pipe_resource resource;
840 struct r600_texture **flushed_depth_texture = staging ?
841 staging : &rtex->flushed_depth_texture;
842
843 if (!staging && rtex->flushed_depth_texture)
844 return true; /* it's ready */
845
846 resource.target = texture->target;
847 resource.format = texture->format;
848 resource.width0 = texture->width0;
849 resource.height0 = texture->height0;
850 resource.depth0 = texture->depth0;
851 resource.array_size = texture->array_size;
852 resource.last_level = texture->last_level;
853 resource.nr_samples = texture->nr_samples;
854 resource.usage = staging ? PIPE_USAGE_STAGING : PIPE_USAGE_DEFAULT;
855 resource.bind = texture->bind & ~PIPE_BIND_DEPTH_STENCIL;
856 resource.flags = texture->flags | R600_RESOURCE_FLAG_FLUSHED_DEPTH;
857
858 if (staging)
859 resource.flags |= R600_RESOURCE_FLAG_TRANSFER;
860
861 *flushed_depth_texture = (struct r600_texture *)ctx->screen->resource_create(ctx->screen, &resource);
862 if (*flushed_depth_texture == NULL) {
863 R600_ERR("failed to create temporary texture to hold flushed depth\n");
864 return false;
865 }
866
867 (*flushed_depth_texture)->is_flushing_texture = TRUE;
868 (*flushed_depth_texture)->non_disp_tiling = false;
869 return true;
870 }
871
872 /**
873 * Initialize the pipe_resource descriptor to be of the same size as the box,
874 * which is supposed to hold a subregion of the texture "orig" at the given
875 * mipmap level.
876 */
877 static void r600_init_temp_resource_from_box(struct pipe_resource *res,
878 struct pipe_resource *orig,
879 const struct pipe_box *box,
880 unsigned level, unsigned flags)
881 {
882 memset(res, 0, sizeof(*res));
883 res->format = orig->format;
884 res->width0 = box->width;
885 res->height0 = box->height;
886 res->depth0 = 1;
887 res->array_size = 1;
888 res->usage = flags & R600_RESOURCE_FLAG_TRANSFER ? PIPE_USAGE_STAGING : PIPE_USAGE_DEFAULT;
889 res->flags = flags;
890
891 /* We must set the correct texture target and dimensions for a 3D box. */
892 if (box->depth > 1 && util_max_layer(orig, level) > 0)
893 res->target = orig->target;
894 else
895 res->target = PIPE_TEXTURE_2D;
896
897 switch (res->target) {
898 case PIPE_TEXTURE_1D_ARRAY:
899 case PIPE_TEXTURE_2D_ARRAY:
900 case PIPE_TEXTURE_CUBE_ARRAY:
901 res->array_size = box->depth;
902 break;
903 case PIPE_TEXTURE_3D:
904 res->depth0 = box->depth;
905 break;
906 default:;
907 }
908 }
909
910 static void *r600_texture_transfer_map(struct pipe_context *ctx,
911 struct pipe_resource *texture,
912 unsigned level,
913 unsigned usage,
914 const struct pipe_box *box,
915 struct pipe_transfer **ptransfer)
916 {
917 struct r600_common_context *rctx = (struct r600_common_context*)ctx;
918 struct r600_texture *rtex = (struct r600_texture*)texture;
919 struct r600_transfer *trans;
920 boolean use_staging_texture = FALSE;
921 struct r600_resource *buf;
922 unsigned offset = 0;
923 char *map;
924
925 /* We cannot map a tiled texture directly because the data is
926 * in a different order, therefore we do detiling using a blit.
927 *
928 * Also, use a temporary in GTT memory for read transfers, as
929 * the CPU is much happier reading out of cached system memory
930 * than uncached VRAM.
931 */
932 if (rtex->surface.level[level].mode >= RADEON_SURF_MODE_1D)
933 use_staging_texture = TRUE;
934
935 /* Untiled buffers in VRAM, which is slow for CPU reads and writes */
936 if (!(usage & PIPE_TRANSFER_MAP_DIRECTLY) &&
937 (rtex->resource.domains == RADEON_DOMAIN_VRAM)) {
938 use_staging_texture = TRUE;
939 }
940
941 /* Use a staging texture for uploads if the underlying BO is busy. */
942 if (!(usage & PIPE_TRANSFER_READ) &&
943 (r600_rings_is_buffer_referenced(rctx, rtex->resource.cs_buf, RADEON_USAGE_READWRITE) ||
944 rctx->ws->buffer_is_busy(rtex->resource.buf, RADEON_USAGE_READWRITE))) {
945 use_staging_texture = TRUE;
946 }
947
948 if (texture->flags & R600_RESOURCE_FLAG_TRANSFER) {
949 use_staging_texture = FALSE;
950 }
951
952 if (use_staging_texture && (usage & PIPE_TRANSFER_MAP_DIRECTLY)) {
953 return NULL;
954 }
955
956 trans = CALLOC_STRUCT(r600_transfer);
957 if (trans == NULL)
958 return NULL;
959 trans->transfer.resource = texture;
960 trans->transfer.level = level;
961 trans->transfer.usage = usage;
962 trans->transfer.box = *box;
963
964 if (rtex->is_depth) {
965 struct r600_texture *staging_depth;
966
967 if (rtex->resource.b.b.nr_samples > 1) {
968 /* MSAA depth buffers need to be converted to single sample buffers.
969 *
970 * Mapping MSAA depth buffers can occur if ReadPixels is called
971 * with a multisample GLX visual.
972 *
973 * First downsample the depth buffer to a temporary texture,
974 * then decompress the temporary one to staging.
975 *
976 * Only the region being mapped is transfered.
977 */
978 struct pipe_resource resource;
979
980 r600_init_temp_resource_from_box(&resource, texture, box, level, 0);
981
982 if (!r600_init_flushed_depth_texture(ctx, &resource, &staging_depth)) {
983 R600_ERR("failed to create temporary texture to hold untiled copy\n");
984 FREE(trans);
985 return NULL;
986 }
987
988 if (usage & PIPE_TRANSFER_READ) {
989 struct pipe_resource *temp = ctx->screen->resource_create(ctx->screen, &resource);
990
991 r600_copy_region_with_blit(ctx, temp, 0, 0, 0, 0, texture, level, box);
992 rctx->blit_decompress_depth(ctx, (struct r600_texture*)temp, staging_depth,
993 0, 0, 0, box->depth, 0, 0);
994 pipe_resource_reference((struct pipe_resource**)&temp, NULL);
995 }
996 }
997 else {
998 /* XXX: only readback the rectangle which is being mapped? */
999 /* XXX: when discard is true, no need to read back from depth texture */
1000 if (!r600_init_flushed_depth_texture(ctx, texture, &staging_depth)) {
1001 R600_ERR("failed to create temporary texture to hold untiled copy\n");
1002 FREE(trans);
1003 return NULL;
1004 }
1005
1006 rctx->blit_decompress_depth(ctx, rtex, staging_depth,
1007 level, level,
1008 box->z, box->z + box->depth - 1,
1009 0, 0);
1010
1011 offset = r600_texture_get_offset(staging_depth, level, box);
1012 }
1013
1014 trans->transfer.stride = staging_depth->surface.level[level].pitch_bytes;
1015 trans->transfer.layer_stride = staging_depth->surface.level[level].slice_size;
1016 trans->staging = (struct r600_resource*)staging_depth;
1017 } else if (use_staging_texture) {
1018 struct pipe_resource resource;
1019 struct r600_texture *staging;
1020
1021 r600_init_temp_resource_from_box(&resource, texture, box, level,
1022 R600_RESOURCE_FLAG_TRANSFER);
1023
1024 /* Create the temporary texture. */
1025 staging = (struct r600_texture*)ctx->screen->resource_create(ctx->screen, &resource);
1026 if (staging == NULL) {
1027 R600_ERR("failed to create temporary texture to hold untiled copy\n");
1028 FREE(trans);
1029 return NULL;
1030 }
1031 trans->staging = &staging->resource;
1032 trans->transfer.stride = staging->surface.level[0].pitch_bytes;
1033 trans->transfer.layer_stride = staging->surface.level[0].slice_size;
1034 if (usage & PIPE_TRANSFER_READ) {
1035 r600_copy_to_staging_texture(ctx, trans);
1036 }
1037 } else {
1038 /* the resource is mapped directly */
1039 trans->transfer.stride = rtex->surface.level[level].pitch_bytes;
1040 trans->transfer.layer_stride = rtex->surface.level[level].slice_size;
1041 offset = r600_texture_get_offset(rtex, level, box);
1042 }
1043
1044 if (trans->staging) {
1045 buf = trans->staging;
1046 } else {
1047 buf = &rtex->resource;
1048 }
1049
1050 if (!(map = r600_buffer_map_sync_with_rings(rctx, buf, usage))) {
1051 pipe_resource_reference((struct pipe_resource**)&trans->staging, NULL);
1052 FREE(trans);
1053 return NULL;
1054 }
1055
1056 *ptransfer = &trans->transfer;
1057 return map + offset;
1058 }
1059
1060 static void r600_texture_transfer_unmap(struct pipe_context *ctx,
1061 struct pipe_transfer* transfer)
1062 {
1063 struct r600_transfer *rtransfer = (struct r600_transfer*)transfer;
1064 struct r600_common_context *rctx = (struct r600_common_context*)ctx;
1065 struct radeon_winsys_cs_handle *buf;
1066 struct pipe_resource *texture = transfer->resource;
1067 struct r600_texture *rtex = (struct r600_texture*)texture;
1068
1069 if (rtransfer->staging) {
1070 buf = rtransfer->staging->cs_buf;
1071 } else {
1072 buf = r600_resource(transfer->resource)->cs_buf;
1073 }
1074 rctx->ws->buffer_unmap(buf);
1075
1076 if ((transfer->usage & PIPE_TRANSFER_WRITE) && rtransfer->staging) {
1077 if (rtex->is_depth && rtex->resource.b.b.nr_samples <= 1) {
1078 ctx->resource_copy_region(ctx, texture, transfer->level,
1079 transfer->box.x, transfer->box.y, transfer->box.z,
1080 &rtransfer->staging->b.b, transfer->level,
1081 &transfer->box);
1082 } else {
1083 r600_copy_from_staging_texture(ctx, rtransfer);
1084 }
1085 }
1086
1087 if (rtransfer->staging)
1088 pipe_resource_reference((struct pipe_resource**)&rtransfer->staging, NULL);
1089
1090 FREE(transfer);
1091 }
1092
1093 static const struct u_resource_vtbl r600_texture_vtbl =
1094 {
1095 NULL, /* get_handle */
1096 r600_texture_destroy, /* resource_destroy */
1097 r600_texture_transfer_map, /* transfer_map */
1098 NULL, /* transfer_flush_region */
1099 r600_texture_transfer_unmap, /* transfer_unmap */
1100 NULL /* transfer_inline_write */
1101 };
1102
1103 struct pipe_surface *r600_create_surface_custom(struct pipe_context *pipe,
1104 struct pipe_resource *texture,
1105 const struct pipe_surface *templ,
1106 unsigned width, unsigned height)
1107 {
1108 struct r600_surface *surface = CALLOC_STRUCT(r600_surface);
1109
1110 if (surface == NULL)
1111 return NULL;
1112
1113 assert(templ->u.tex.first_layer <= util_max_layer(texture, templ->u.tex.level));
1114 assert(templ->u.tex.last_layer <= util_max_layer(texture, templ->u.tex.level));
1115
1116 pipe_reference_init(&surface->base.reference, 1);
1117 pipe_resource_reference(&surface->base.texture, texture);
1118 surface->base.context = pipe;
1119 surface->base.format = templ->format;
1120 surface->base.width = width;
1121 surface->base.height = height;
1122 surface->base.u = templ->u;
1123 return &surface->base;
1124 }
1125
1126 static struct pipe_surface *r600_create_surface(struct pipe_context *pipe,
1127 struct pipe_resource *tex,
1128 const struct pipe_surface *templ)
1129 {
1130 unsigned level = templ->u.tex.level;
1131
1132 return r600_create_surface_custom(pipe, tex, templ,
1133 u_minify(tex->width0, level),
1134 u_minify(tex->height0, level));
1135 }
1136
1137 static void r600_surface_destroy(struct pipe_context *pipe,
1138 struct pipe_surface *surface)
1139 {
1140 struct r600_surface *surf = (struct r600_surface*)surface;
1141 pipe_resource_reference((struct pipe_resource**)&surf->cb_buffer_fmask, NULL);
1142 pipe_resource_reference((struct pipe_resource**)&surf->cb_buffer_cmask, NULL);
1143 pipe_resource_reference(&surface->texture, NULL);
1144 FREE(surface);
1145 }
1146
1147 unsigned r600_translate_colorswap(enum pipe_format format)
1148 {
1149 const struct util_format_description *desc = util_format_description(format);
1150
1151 #define HAS_SWIZZLE(chan,swz) (desc->swizzle[chan] == UTIL_FORMAT_SWIZZLE_##swz)
1152
1153 if (format == PIPE_FORMAT_R11G11B10_FLOAT) /* isn't plain */
1154 return V_0280A0_SWAP_STD;
1155
1156 if (desc->layout != UTIL_FORMAT_LAYOUT_PLAIN)
1157 return ~0U;
1158
1159 switch (desc->nr_channels) {
1160 case 1:
1161 if (HAS_SWIZZLE(0,X))
1162 return V_0280A0_SWAP_STD; /* X___ */
1163 else if (HAS_SWIZZLE(3,X))
1164 return V_0280A0_SWAP_ALT_REV; /* ___X */
1165 break;
1166 case 2:
1167 if ((HAS_SWIZZLE(0,X) && HAS_SWIZZLE(1,Y)) ||
1168 (HAS_SWIZZLE(0,X) && HAS_SWIZZLE(1,NONE)) ||
1169 (HAS_SWIZZLE(0,NONE) && HAS_SWIZZLE(1,Y)))
1170 return V_0280A0_SWAP_STD; /* XY__ */
1171 else if ((HAS_SWIZZLE(0,Y) && HAS_SWIZZLE(1,X)) ||
1172 (HAS_SWIZZLE(0,Y) && HAS_SWIZZLE(1,NONE)) ||
1173 (HAS_SWIZZLE(0,NONE) && HAS_SWIZZLE(1,X)))
1174 return V_0280A0_SWAP_STD_REV; /* YX__ */
1175 else if (HAS_SWIZZLE(0,X) && HAS_SWIZZLE(3,Y))
1176 return V_0280A0_SWAP_ALT; /* X__Y */
1177 else if (HAS_SWIZZLE(0,Y) && HAS_SWIZZLE(3,X))
1178 return V_0280A0_SWAP_ALT_REV; /* Y__X */
1179 break;
1180 case 3:
1181 if (HAS_SWIZZLE(0,X))
1182 return V_0280A0_SWAP_STD; /* XYZ */
1183 else if (HAS_SWIZZLE(0,Z))
1184 return V_0280A0_SWAP_STD_REV; /* ZYX */
1185 break;
1186 case 4:
1187 /* check the middle channels, the 1st and 4th channel can be NONE */
1188 if (HAS_SWIZZLE(1,Y) && HAS_SWIZZLE(2,Z))
1189 return V_0280A0_SWAP_STD; /* XYZW */
1190 else if (HAS_SWIZZLE(1,Z) && HAS_SWIZZLE(2,Y))
1191 return V_0280A0_SWAP_STD_REV; /* WZYX */
1192 else if (HAS_SWIZZLE(1,Y) && HAS_SWIZZLE(2,X))
1193 return V_0280A0_SWAP_ALT; /* ZYXW */
1194 else if (HAS_SWIZZLE(1,X) && HAS_SWIZZLE(2,Y))
1195 return V_0280A0_SWAP_ALT_REV; /* WXYZ */
1196 break;
1197 }
1198 return ~0U;
1199 }
1200
1201 static void evergreen_set_clear_color(struct r600_texture *rtex,
1202 enum pipe_format surface_format,
1203 const union pipe_color_union *color)
1204 {
1205 union util_color uc;
1206
1207 memset(&uc, 0, sizeof(uc));
1208
1209 if (util_format_is_pure_uint(surface_format)) {
1210 util_format_write_4ui(surface_format, color->ui, 0, &uc, 0, 0, 0, 1, 1);
1211 } else if (util_format_is_pure_sint(surface_format)) {
1212 util_format_write_4i(surface_format, color->i, 0, &uc, 0, 0, 0, 1, 1);
1213 } else {
1214 util_pack_color(color->f, surface_format, &uc);
1215 }
1216
1217 memcpy(rtex->color_clear_value, &uc, 2 * sizeof(uint32_t));
1218 }
1219
1220 void evergreen_do_fast_color_clear(struct r600_common_context *rctx,
1221 struct pipe_framebuffer_state *fb,
1222 struct r600_atom *fb_state,
1223 unsigned *buffers,
1224 const union pipe_color_union *color)
1225 {
1226 int i;
1227
1228 for (i = 0; i < fb->nr_cbufs; i++) {
1229 struct r600_texture *tex;
1230 unsigned clear_bit = PIPE_CLEAR_COLOR0 << i;
1231
1232 if (!fb->cbufs[i])
1233 continue;
1234
1235 /* if this colorbuffer is not being cleared */
1236 if (!(*buffers & clear_bit))
1237 continue;
1238
1239 tex = (struct r600_texture *)fb->cbufs[i]->texture;
1240
1241 /* 128-bit formats are unusupported */
1242 if (util_format_get_blocksizebits(fb->cbufs[i]->format) > 64) {
1243 continue;
1244 }
1245
1246 /* the clear is allowed if all layers are bound */
1247 if (fb->cbufs[i]->u.tex.first_layer != 0 ||
1248 fb->cbufs[i]->u.tex.last_layer != util_max_layer(&tex->resource.b.b, 0)) {
1249 continue;
1250 }
1251
1252 /* cannot clear mipmapped textures */
1253 if (fb->cbufs[i]->texture->last_level != 0) {
1254 continue;
1255 }
1256
1257 /* only supported on tiled surfaces */
1258 if (tex->surface.level[0].mode < RADEON_SURF_MODE_1D) {
1259 continue;
1260 }
1261
1262 /* ensure CMASK is enabled */
1263 r600_texture_alloc_cmask_separate(rctx->screen, tex);
1264 if (tex->cmask.size == 0) {
1265 continue;
1266 }
1267
1268 /* Do the fast clear. */
1269 evergreen_set_clear_color(tex, fb->cbufs[i]->format, color);
1270 rctx->clear_buffer(&rctx->b, &tex->cmask_buffer->b.b,
1271 tex->cmask.offset, tex->cmask.size, 0);
1272
1273 tex->dirty_level_mask |= 1 << fb->cbufs[i]->u.tex.level;
1274 fb_state->dirty = true;
1275 *buffers &= ~clear_bit;
1276 }
1277 }
1278
1279 void r600_init_screen_texture_functions(struct r600_common_screen *rscreen)
1280 {
1281 rscreen->b.resource_from_handle = r600_texture_from_handle;
1282 rscreen->b.resource_get_handle = r600_texture_get_handle;
1283 }
1284
1285 void r600_init_context_texture_functions(struct r600_common_context *rctx)
1286 {
1287 rctx->b.create_surface = r600_create_surface;
1288 rctx->b.surface_destroy = r600_surface_destroy;
1289 }