projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
gallium/radeon: unify buffer_wait and buffer_is_busy in the winsys interface
[mesa.git] / src / gallium / drivers / radeon / r600_texture.c
1 /*
2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Jerome Glisse
25 * Corbin Simpson
26 */
27 #include "r600_pipe_common.h"
28 #include "r600_cs.h"
29 #include "util/u_format.h"
30 #include "util/u_memory.h"
31 #include "util/u_pack_color.h"
32 #include <errno.h>
33 #include <inttypes.h>
34
35 /* Same as resource_copy_region, except that both upsampling and downsampling are allowed. */
36 static void r600_copy_region_with_blit(struct pipe_context *pipe,
37 struct pipe_resource *dst,
38 unsigned dst_level,
39 unsigned dstx, unsigned dsty, unsigned dstz,
40 struct pipe_resource *src,
41 unsigned src_level,
42 const struct pipe_box *src_box)
43 {
44 struct pipe_blit_info blit;
45
46 memset(&blit, 0, sizeof(blit));
47 blit.src.resource = src;
48 blit.src.format = src->format;
49 blit.src.level = src_level;
50 blit.src.box = *src_box;
51 blit.dst.resource = dst;
52 blit.dst.format = dst->format;
53 blit.dst.level = dst_level;
54 blit.dst.box.x = dstx;
55 blit.dst.box.y = dsty;
56 blit.dst.box.z = dstz;
57 blit.dst.box.width = src_box->width;
58 blit.dst.box.height = src_box->height;
59 blit.dst.box.depth = src_box->depth;
60 blit.mask = util_format_get_mask(src->format) &
61 util_format_get_mask(dst->format);
62 blit.filter = PIPE_TEX_FILTER_NEAREST;
63
64 if (blit.mask) {
65 pipe->blit(pipe, &blit);
66 }
67 }
68
69 /* Copy from a full GPU texture to a transfer's staging one. */
70 static void r600_copy_to_staging_texture(struct pipe_context *ctx, struct r600_transfer *rtransfer)
71 {
72 struct r600_common_context *rctx = (struct r600_common_context*)ctx;
73 struct pipe_transfer *transfer = (struct pipe_transfer*)rtransfer;
74 struct pipe_resource *dst = &rtransfer->staging->b.b;
75 struct pipe_resource *src = transfer->resource;
76
77 if (src->nr_samples > 1) {
78 r600_copy_region_with_blit(ctx, dst, 0, 0, 0, 0,
79 src, transfer->level, &transfer->box);
80 return;
81 }
82
83 rctx->dma_copy(ctx, dst, 0, 0, 0, 0, src, transfer->level,
84 &transfer->box);
85 }
86
87 /* Copy from a transfer's staging texture to a full GPU one. */
88 static void r600_copy_from_staging_texture(struct pipe_context *ctx, struct r600_transfer *rtransfer)
89 {
90 struct r600_common_context *rctx = (struct r600_common_context*)ctx;
91 struct pipe_transfer *transfer = (struct pipe_transfer*)rtransfer;
92 struct pipe_resource *dst = transfer->resource;
93 struct pipe_resource *src = &rtransfer->staging->b.b;
94 struct pipe_box sbox;
95
96 u_box_3d(0, 0, 0, transfer->box.width, transfer->box.height, transfer->box.depth, &sbox);
97
98 if (dst->nr_samples > 1) {
99 r600_copy_region_with_blit(ctx, dst, transfer->level,
100 transfer->box.x, transfer->box.y, transfer->box.z,
101 src, 0, &sbox);
102 return;
103 }
104
105 rctx->dma_copy(ctx, dst, transfer->level,
106 transfer->box.x, transfer->box.y, transfer->box.z,
107 src, 0, &sbox);
108 }
109
110 static unsigned r600_texture_get_offset(struct r600_texture *rtex, unsigned level,
111 const struct pipe_box *box)
112 {
113 enum pipe_format format = rtex->resource.b.b.format;
114
115 return rtex->surface.level[level].offset +
116 box->z * rtex->surface.level[level].slice_size +
117 box->y / util_format_get_blockheight(format) * rtex->surface.level[level].pitch_bytes +
118 box->x / util_format_get_blockwidth(format) * util_format_get_blocksize(format);
119 }
120
121 static int r600_init_surface(struct r600_common_screen *rscreen,
122 struct radeon_surf *surface,
123 const struct pipe_resource *ptex,
124 unsigned array_mode,
125 bool is_flushed_depth)
126 {
127 const struct util_format_description *desc =
128 util_format_description(ptex->format);
129 bool is_depth, is_stencil;
130
131 is_depth = util_format_has_depth(desc);
132 is_stencil = util_format_has_stencil(desc);
133
134 surface->npix_x = ptex->width0;
135 surface->npix_y = ptex->height0;
136 surface->npix_z = ptex->depth0;
137 surface->blk_w = util_format_get_blockwidth(ptex->format);
138 surface->blk_h = util_format_get_blockheight(ptex->format);
139 surface->blk_d = 1;
140 surface->array_size = 1;
141 surface->last_level = ptex->last_level;
142
143 if (rscreen->chip_class >= EVERGREEN && !is_flushed_depth &&
144 ptex->format == PIPE_FORMAT_Z32_FLOAT_S8X24_UINT) {
145 surface->bpe = 4; /* stencil is allocated separately on evergreen */
146 } else {
147 surface->bpe = util_format_get_blocksize(ptex->format);
148 /* align byte per element on dword */
149 if (surface->bpe == 3) {
150 surface->bpe = 4;
151 }
152 }
153
154 surface->nsamples = ptex->nr_samples ? ptex->nr_samples : 1;
155 surface->flags = RADEON_SURF_SET(array_mode, MODE);
156
157 switch (ptex->target) {
158 case PIPE_TEXTURE_1D:
159 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_1D, TYPE);
160 break;
161 case PIPE_TEXTURE_RECT:
162 case PIPE_TEXTURE_2D:
163 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_2D, TYPE);
164 break;
165 case PIPE_TEXTURE_3D:
166 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_3D, TYPE);
167 break;
168 case PIPE_TEXTURE_1D_ARRAY:
169 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_1D_ARRAY, TYPE);
170 surface->array_size = ptex->array_size;
171 break;
172 case PIPE_TEXTURE_2D_ARRAY:
173 case PIPE_TEXTURE_CUBE_ARRAY: /* cube array layout like 2d array */
174 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_2D_ARRAY, TYPE);
175 surface->array_size = ptex->array_size;
176 break;
177 case PIPE_TEXTURE_CUBE:
178 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_CUBEMAP, TYPE);
179 break;
180 case PIPE_BUFFER:
181 default:
182 return -EINVAL;
183 }
184 if (ptex->bind & PIPE_BIND_SCANOUT) {
185 surface->flags |= RADEON_SURF_SCANOUT;
186 }
187
188 if (!is_flushed_depth && is_depth) {
189 surface->flags |= RADEON_SURF_ZBUFFER;
190
191 if (is_stencil) {
192 surface->flags |= RADEON_SURF_SBUFFER |
193 RADEON_SURF_HAS_SBUFFER_MIPTREE;
194 }
195 }
196 if (rscreen->chip_class >= SI) {
197 surface->flags |= RADEON_SURF_HAS_TILE_MODE_INDEX;
198 }
199 return 0;
200 }
201
202 static int r600_setup_surface(struct pipe_screen *screen,
203 struct r600_texture *rtex,
204 unsigned pitch_in_bytes_override)
205 {
206 struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
207 int r;
208
209 r = rscreen->ws->surface_init(rscreen->ws, &rtex->surface);
210 if (r) {
211 return r;
212 }
213
214 rtex->size = rtex->surface.bo_size;
215
216 if (pitch_in_bytes_override && pitch_in_bytes_override != rtex->surface.level[0].pitch_bytes) {
217 /* old ddx on evergreen over estimate alignment for 1d, only 1 level
218 * for those
219 */
220 rtex->surface.level[0].nblk_x = pitch_in_bytes_override / rtex->surface.bpe;
221 rtex->surface.level[0].pitch_bytes = pitch_in_bytes_override;
222 rtex->surface.level[0].slice_size = pitch_in_bytes_override * rtex->surface.level[0].nblk_y;
223 if (rtex->surface.flags & RADEON_SURF_SBUFFER) {
224 rtex->surface.stencil_offset =
225 rtex->surface.stencil_level[0].offset = rtex->surface.level[0].slice_size;
226 }
227 }
228 return 0;
229 }
230
231 static boolean r600_texture_get_handle(struct pipe_screen* screen,
232 struct pipe_resource *ptex,
233 struct winsys_handle *whandle)
234 {
235 struct r600_texture *rtex = (struct r600_texture*)ptex;
236 struct r600_resource *resource = &rtex->resource;
237 struct radeon_surf *surface = &rtex->surface;
238 struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
239
240 rscreen->ws->buffer_set_tiling(resource->buf,
241 NULL,
242 surface->level[0].mode >= RADEON_SURF_MODE_1D ?
243 RADEON_LAYOUT_TILED : RADEON_LAYOUT_LINEAR,
244 surface->level[0].mode >= RADEON_SURF_MODE_2D ?
245 RADEON_LAYOUT_TILED : RADEON_LAYOUT_LINEAR,
246 surface->bankw, surface->bankh,
247 surface->tile_split,
248 surface->stencil_tile_split,
249 surface->mtilea,
250 surface->level[0].pitch_bytes,
251 (surface->flags & RADEON_SURF_SCANOUT) != 0);
252
253 return rscreen->ws->buffer_get_handle(resource->buf,
254 surface->level[0].pitch_bytes, whandle);
255 }
256
257 static void r600_texture_destroy(struct pipe_screen *screen,
258 struct pipe_resource *ptex)
259 {
260 struct r600_texture *rtex = (struct r600_texture*)ptex;
261 struct r600_resource *resource = &rtex->resource;
262
263 if (rtex->flushed_depth_texture)
264 pipe_resource_reference((struct pipe_resource **)&rtex->flushed_depth_texture, NULL);
265
266 pipe_resource_reference((struct pipe_resource**)&rtex->htile_buffer, NULL);
267 if (rtex->cmask_buffer != &rtex->resource) {
268 pipe_resource_reference((struct pipe_resource**)&rtex->cmask_buffer, NULL);
269 }
270 pb_reference(&resource->buf, NULL);
271 FREE(rtex);
272 }
273
274 static const struct u_resource_vtbl r600_texture_vtbl;
275
276 /* The number of samples can be specified independently of the texture. */
277 void r600_texture_get_fmask_info(struct r600_common_screen *rscreen,
278 struct r600_texture *rtex,
279 unsigned nr_samples,
280 struct r600_fmask_info *out)
281 {
282 /* FMASK is allocated like an ordinary texture. */
283 struct radeon_surf fmask = rtex->surface;
284
285 memset(out, 0, sizeof(*out));
286
287 fmask.bo_alignment = 0;
288 fmask.bo_size = 0;
289 fmask.nsamples = 1;
290 fmask.flags |= RADEON_SURF_FMASK;
291
292 /* Force 2D tiling if it wasn't set. This may occur when creating
293 * FMASK for MSAA resolve on R6xx. On R6xx, the single-sample
294 * destination buffer must have an FMASK too. */
295 fmask.flags = RADEON_SURF_CLR(fmask.flags, MODE);
296 fmask.flags |= RADEON_SURF_SET(RADEON_SURF_MODE_2D, MODE);
297
298 if (rscreen->chip_class >= SI) {
299 fmask.flags |= RADEON_SURF_HAS_TILE_MODE_INDEX;
300 }
301
302 switch (nr_samples) {
303 case 2:
304 case 4:
305 fmask.bpe = 1;
306 if (rscreen->chip_class <= CAYMAN) {
307 fmask.bankh = 4;
308 }
309 break;
310 case 8:
311 fmask.bpe = 4;
312 break;
313 default:
314 R600_ERR("Invalid sample count for FMASK allocation.\n");
315 return;
316 }
317
318 /* Overallocate FMASK on R600-R700 to fix colorbuffer corruption.
319 * This can be fixed by writing a separate FMASK allocator specifically
320 * for R600-R700 asics. */
321 if (rscreen->chip_class <= R700) {
322 fmask.bpe *= 2;
323 }
324
325 if (rscreen->ws->surface_init(rscreen->ws, &fmask)) {
326 R600_ERR("Got error in surface_init while allocating FMASK.\n");
327 return;
328 }
329
330 assert(fmask.level[0].mode == RADEON_SURF_MODE_2D);
331
332 out->slice_tile_max = (fmask.level[0].nblk_x * fmask.level[0].nblk_y) / 64;
333 if (out->slice_tile_max)
334 out->slice_tile_max -= 1;
335
336 out->tile_mode_index = fmask.tiling_index[0];
337 out->pitch = fmask.level[0].nblk_x;
338 out->bank_height = fmask.bankh;
339 out->alignment = MAX2(256, fmask.bo_alignment);
340 out->size = fmask.bo_size;
341 }
342
343 static void r600_texture_allocate_fmask(struct r600_common_screen *rscreen,
344 struct r600_texture *rtex)
345 {
346 r600_texture_get_fmask_info(rscreen, rtex,
347 rtex->resource.b.b.nr_samples, &rtex->fmask);
348
349 rtex->fmask.offset = align(rtex->size, rtex->fmask.alignment);
350 rtex->size = rtex->fmask.offset + rtex->fmask.size;
351 }
352
353 void r600_texture_get_cmask_info(struct r600_common_screen *rscreen,
354 struct r600_texture *rtex,
355 struct r600_cmask_info *out)
356 {
357 unsigned cmask_tile_width = 8;
358 unsigned cmask_tile_height = 8;
359 unsigned cmask_tile_elements = cmask_tile_width * cmask_tile_height;
360 unsigned element_bits = 4;
361 unsigned cmask_cache_bits = 1024;
362 unsigned num_pipes = rscreen->tiling_info.num_channels;
363 unsigned pipe_interleave_bytes = rscreen->tiling_info.group_bytes;
364
365 unsigned elements_per_macro_tile = (cmask_cache_bits / element_bits) * num_pipes;
366 unsigned pixels_per_macro_tile = elements_per_macro_tile * cmask_tile_elements;
367 unsigned sqrt_pixels_per_macro_tile = sqrt(pixels_per_macro_tile);
368 unsigned macro_tile_width = util_next_power_of_two(sqrt_pixels_per_macro_tile);
369 unsigned macro_tile_height = pixels_per_macro_tile / macro_tile_width;
370
371 unsigned pitch_elements = align(rtex->surface.npix_x, macro_tile_width);
372 unsigned height = align(rtex->surface.npix_y, macro_tile_height);
373
374 unsigned base_align = num_pipes * pipe_interleave_bytes;
375 unsigned slice_bytes =
376 ((pitch_elements * height * element_bits + 7) / 8) / cmask_tile_elements;
377
378 assert(macro_tile_width % 128 == 0);
379 assert(macro_tile_height % 128 == 0);
380
381 out->slice_tile_max = ((pitch_elements * height) / (128*128)) - 1;
382 out->alignment = MAX2(256, base_align);
383 out->size = (util_max_layer(&rtex->resource.b.b, 0) + 1) *
384 align(slice_bytes, base_align);
385 }
386
387 static void si_texture_get_cmask_info(struct r600_common_screen *rscreen,
388 struct r600_texture *rtex,
389 struct r600_cmask_info *out)
390 {
391 unsigned pipe_interleave_bytes = rscreen->tiling_info.group_bytes;
392 unsigned num_pipes = rscreen->tiling_info.num_channels;
393 unsigned cl_width, cl_height;
394
395 switch (num_pipes) {
396 case 2:
397 cl_width = 32;
398 cl_height = 16;
399 break;
400 case 4:
401 cl_width = 32;
402 cl_height = 32;
403 break;
404 case 8:
405 cl_width = 64;
406 cl_height = 32;
407 break;
408 case 16: /* Hawaii */
409 cl_width = 64;
410 cl_height = 64;
411 break;
412 default:
413 assert(0);
414 return;
415 }
416
417 unsigned base_align = num_pipes * pipe_interleave_bytes;
418
419 unsigned width = align(rtex->surface.npix_x, cl_width*8);
420 unsigned height = align(rtex->surface.npix_y, cl_height*8);
421 unsigned slice_elements = (width * height) / (8*8);
422
423 /* Each element of CMASK is a nibble. */
424 unsigned slice_bytes = slice_elements / 2;
425
426 out->slice_tile_max = (width * height) / (128*128);
427 if (out->slice_tile_max)
428 out->slice_tile_max -= 1;
429
430 out->alignment = MAX2(256, base_align);
431 out->size = (util_max_layer(&rtex->resource.b.b, 0) + 1) *
432 align(slice_bytes, base_align);
433 }
434
435 static void r600_texture_allocate_cmask(struct r600_common_screen *rscreen,
436 struct r600_texture *rtex)
437 {
438 if (rscreen->chip_class >= SI) {
439 si_texture_get_cmask_info(rscreen, rtex, &rtex->cmask);
440 } else {
441 r600_texture_get_cmask_info(rscreen, rtex, &rtex->cmask);
442 }
443
444 rtex->cmask.offset = align(rtex->size, rtex->cmask.alignment);
445 rtex->size = rtex->cmask.offset + rtex->cmask.size;
446
447 if (rscreen->chip_class >= SI)
448 rtex->cb_color_info |= SI_S_028C70_FAST_CLEAR(1);
449 else
450 rtex->cb_color_info |= EG_S_028C70_FAST_CLEAR(1);
451 }
452
453 static void r600_texture_alloc_cmask_separate(struct r600_common_screen *rscreen,
454 struct r600_texture *rtex)
455 {
456 if (rtex->cmask_buffer)
457 return;
458
459 assert(rtex->cmask.size == 0);
460
461 if (rscreen->chip_class >= SI) {
462 si_texture_get_cmask_info(rscreen, rtex, &rtex->cmask);
463 } else {
464 r600_texture_get_cmask_info(rscreen, rtex, &rtex->cmask);
465 }
466
467 rtex->cmask_buffer = (struct r600_resource *)
468 pipe_buffer_create(&rscreen->b, PIPE_BIND_CUSTOM,
469 PIPE_USAGE_DEFAULT, rtex->cmask.size);
470 if (rtex->cmask_buffer == NULL) {
471 rtex->cmask.size = 0;
472 return;
473 }
474
475 /* update colorbuffer state bits */
476 rtex->cmask.base_address_reg = rtex->cmask_buffer->gpu_address >> 8;
477
478 if (rscreen->chip_class >= SI)
479 rtex->cb_color_info |= SI_S_028C70_FAST_CLEAR(1);
480 else
481 rtex->cb_color_info |= EG_S_028C70_FAST_CLEAR(1);
482 }
483
484 static unsigned r600_texture_get_htile_size(struct r600_common_screen *rscreen,
485 struct r600_texture *rtex)
486 {
487 unsigned cl_width, cl_height, width, height;
488 unsigned slice_elements, slice_bytes, pipe_interleave_bytes, base_align;
489 unsigned num_pipes = rscreen->tiling_info.num_channels;
490
491 if (rscreen->chip_class <= EVERGREEN &&
492 rscreen->info.drm_minor < 26)
493 return 0;
494
495 /* HW bug on R6xx. */
496 if (rscreen->chip_class == R600 &&
497 (rtex->surface.level[0].npix_x > 7680 ||
498 rtex->surface.level[0].npix_y > 7680))
499 return 0;
500
501 /* HTILE is broken with 1D tiling on old kernels and CIK. */
502 if (rscreen->chip_class >= CIK &&
503 rtex->surface.level[0].mode == RADEON_SURF_MODE_1D &&
504 rscreen->info.drm_minor < 38)
505 return 0;
506
507 switch (num_pipes) {
508 case 1:
509 cl_width = 32;
510 cl_height = 16;
511 break;
512 case 2:
513 cl_width = 32;
514 cl_height = 32;
515 break;
516 case 4:
517 cl_width = 64;
518 cl_height = 32;
519 break;
520 case 8:
521 cl_width = 64;
522 cl_height = 64;
523 break;
524 case 16:
525 cl_width = 128;
526 cl_height = 64;
527 break;
528 default:
529 assert(0);
530 return 0;
531 }
532
533 width = align(rtex->surface.npix_x, cl_width * 8);
534 height = align(rtex->surface.npix_y, cl_height * 8);
535
536 slice_elements = (width * height) / (8 * 8);
537 slice_bytes = slice_elements * 4;
538
539 pipe_interleave_bytes = rscreen->tiling_info.group_bytes;
540 base_align = num_pipes * pipe_interleave_bytes;
541
542 return (util_max_layer(&rtex->resource.b.b, 0) + 1) *
543 align(slice_bytes, base_align);
544 }
545
546 static void r600_texture_allocate_htile(struct r600_common_screen *rscreen,
547 struct r600_texture *rtex)
548 {
549 unsigned htile_size = r600_texture_get_htile_size(rscreen, rtex);
550
551 if (!htile_size)
552 return;
553
554 rtex->htile_buffer = (struct r600_resource*)
555 pipe_buffer_create(&rscreen->b, PIPE_BIND_CUSTOM,
556 PIPE_USAGE_DEFAULT, htile_size);
557 if (rtex->htile_buffer == NULL) {
558 /* this is not a fatal error as we can still keep rendering
559 * without htile buffer */
560 R600_ERR("Failed to create buffer object for htile buffer.\n");
561 } else {
562 r600_screen_clear_buffer(rscreen, &rtex->htile_buffer->b.b, 0,
563 htile_size, 0, true);
564 }
565 }
566
567 /* Common processing for r600_texture_create and r600_texture_from_handle */
568 static struct r600_texture *
569 r600_texture_create_object(struct pipe_screen *screen,
570 const struct pipe_resource *base,
571 unsigned pitch_in_bytes_override,
572 struct pb_buffer *buf,
573 struct radeon_surf *surface)
574 {
575 struct r600_texture *rtex;
576 struct r600_resource *resource;
577 struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
578
579 rtex = CALLOC_STRUCT(r600_texture);
580 if (rtex == NULL)
581 return NULL;
582
583 resource = &rtex->resource;
584 resource->b.b = *base;
585 resource->b.vtbl = &r600_texture_vtbl;
586 pipe_reference_init(&resource->b.b.reference, 1);
587 resource->b.b.screen = screen;
588 rtex->pitch_override = pitch_in_bytes_override;
589
590 /* don't include stencil-only formats which we don't support for rendering */
591 rtex->is_depth = util_format_has_depth(util_format_description(rtex->resource.b.b.format));
592
593 rtex->surface = *surface;
594 if (r600_setup_surface(screen, rtex, pitch_in_bytes_override)) {
595 FREE(rtex);
596 return NULL;
597 }
598
599 /* Tiled depth textures utilize the non-displayable tile order.
600 * This must be done after r600_setup_surface.
601 * Applies to R600-Cayman. */
602 rtex->non_disp_tiling = rtex->is_depth && rtex->surface.level[0].mode >= RADEON_SURF_MODE_1D;
603
604 if (rtex->is_depth) {
605 if (!(base->flags & (R600_RESOURCE_FLAG_TRANSFER |
606 R600_RESOURCE_FLAG_FLUSHED_DEPTH)) &&
607 !(rscreen->debug_flags & DBG_NO_HYPERZ)) {
608
609 r600_texture_allocate_htile(rscreen, rtex);
610 }
611 } else {
612 if (base->nr_samples > 1) {
613 if (!buf) {
614 r600_texture_allocate_fmask(rscreen, rtex);
615 r600_texture_allocate_cmask(rscreen, rtex);
616 rtex->cmask_buffer = &rtex->resource;
617 }
618 if (!rtex->fmask.size || !rtex->cmask.size) {
619 FREE(rtex);
620 return NULL;
621 }
622 }
623 }
624
625 /* Now create the backing buffer. */
626 if (!buf) {
627 if (!r600_init_resource(rscreen, resource, rtex->size,
628 rtex->surface.bo_alignment, TRUE)) {
629 FREE(rtex);
630 return NULL;
631 }
632 } else {
633 resource->buf = buf;
634 resource->cs_buf = rscreen->ws->buffer_get_cs_handle(buf);
635 resource->gpu_address = rscreen->ws->buffer_get_virtual_address(resource->cs_buf);
636 resource->domains = rscreen->ws->buffer_get_initial_domain(resource->cs_buf);
637 }
638
639 if (rtex->cmask.size) {
640 /* Initialize the cmask to 0xCC (= compressed state). */
641 r600_screen_clear_buffer(rscreen, &rtex->cmask_buffer->b.b,
642 rtex->cmask.offset, rtex->cmask.size,
643 0xCCCCCCCC, true);
644 }
645
646 /* Initialize the CMASK base register value. */
647 rtex->cmask.base_address_reg =
648 (rtex->resource.gpu_address + rtex->cmask.offset) >> 8;
649
650 if (rscreen->debug_flags & DBG_VM) {
651 fprintf(stderr, "VM start=0x%"PRIX64" end=0x%"PRIX64" | Texture %ix%ix%i, %i levels, %i samples, %s\n",
652 rtex->resource.gpu_address,
653 rtex->resource.gpu_address + rtex->resource.buf->size,
654 base->width0, base->height0, util_max_layer(base, 0)+1, base->last_level+1,
655 base->nr_samples ? base->nr_samples : 1, util_format_short_name(base->format));
656 }
657
658 if (rscreen->debug_flags & DBG_TEX ||
659 (rtex->resource.b.b.last_level > 0 && rscreen->debug_flags & DBG_TEXMIP)) {
660 printf("Texture: npix_x=%u, npix_y=%u, npix_z=%u, blk_w=%u, "
661 "blk_h=%u, blk_d=%u, array_size=%u, last_level=%u, "
662 "bpe=%u, nsamples=%u, flags=0x%x, %s\n",
663 rtex->surface.npix_x, rtex->surface.npix_y,
664 rtex->surface.npix_z, rtex->surface.blk_w,
665 rtex->surface.blk_h, rtex->surface.blk_d,
666 rtex->surface.array_size, rtex->surface.last_level,
667 rtex->surface.bpe, rtex->surface.nsamples,
668 rtex->surface.flags, util_format_short_name(base->format));
669 for (int i = 0; i <= rtex->surface.last_level; i++) {
670 printf(" L %i: offset=%"PRIu64", slice_size=%"PRIu64", npix_x=%u, "
671 "npix_y=%u, npix_z=%u, nblk_x=%u, nblk_y=%u, "
672 "nblk_z=%u, pitch_bytes=%u, mode=%u\n",
673 i, rtex->surface.level[i].offset,
674 rtex->surface.level[i].slice_size,
675 u_minify(rtex->resource.b.b.width0, i),
676 u_minify(rtex->resource.b.b.height0, i),
677 u_minify(rtex->resource.b.b.depth0, i),
678 rtex->surface.level[i].nblk_x,
679 rtex->surface.level[i].nblk_y,
680 rtex->surface.level[i].nblk_z,
681 rtex->surface.level[i].pitch_bytes,
682 rtex->surface.level[i].mode);
683 }
684 if (rtex->surface.flags & RADEON_SURF_SBUFFER) {
685 for (int i = 0; i <= rtex->surface.last_level; i++) {
686 printf(" S %i: offset=%"PRIu64", slice_size=%"PRIu64", npix_x=%u, "
687 "npix_y=%u, npix_z=%u, nblk_x=%u, nblk_y=%u, "
688 "nblk_z=%u, pitch_bytes=%u, mode=%u\n",
689 i, rtex->surface.stencil_level[i].offset,
690 rtex->surface.stencil_level[i].slice_size,
691 u_minify(rtex->resource.b.b.width0, i),
692 u_minify(rtex->resource.b.b.height0, i),
693 u_minify(rtex->resource.b.b.depth0, i),
694 rtex->surface.stencil_level[i].nblk_x,
695 rtex->surface.stencil_level[i].nblk_y,
696 rtex->surface.stencil_level[i].nblk_z,
697 rtex->surface.stencil_level[i].pitch_bytes,
698 rtex->surface.stencil_level[i].mode);
699 }
700 }
701 }
702 return rtex;
703 }
704
705 static unsigned r600_choose_tiling(struct r600_common_screen *rscreen,
706 const struct pipe_resource *templ)
707 {
708 const struct util_format_description *desc = util_format_description(templ->format);
709 bool force_tiling = templ->flags & R600_RESOURCE_FLAG_FORCE_TILING;
710
711 /* MSAA resources must be 2D tiled. */
712 if (templ->nr_samples > 1)
713 return RADEON_SURF_MODE_2D;
714
715 /* Transfer resources should be linear. */
716 if (templ->flags & R600_RESOURCE_FLAG_TRANSFER)
717 return RADEON_SURF_MODE_LINEAR_ALIGNED;
718
719 /* r600g: force tiling on TEXTURE_2D and TEXTURE_3D compute resources. */
720 if (rscreen->chip_class >= R600 && rscreen->chip_class <= CAYMAN &&
721 (templ->bind & PIPE_BIND_COMPUTE_RESOURCE) &&
722 (templ->target == PIPE_TEXTURE_2D ||
723 templ->target == PIPE_TEXTURE_3D))
724 force_tiling = true;
725
726 /* Handle common candidates for the linear mode.
727 * Compressed textures must always be tiled. */
728 if (!force_tiling && !util_format_is_compressed(templ->format)) {
729 /* Not everything can be linear, so we cannot enforce it
730 * for all textures. */
731 if ((rscreen->debug_flags & DBG_NO_TILING) &&
732 (!util_format_is_depth_or_stencil(templ->format) ||
733 !(templ->flags & R600_RESOURCE_FLAG_FLUSHED_DEPTH)))
734 return RADEON_SURF_MODE_LINEAR_ALIGNED;
735
736 /* Tiling doesn't work with the 422 (SUBSAMPLED) formats on R600+. */
737 if (desc->layout == UTIL_FORMAT_LAYOUT_SUBSAMPLED)
738 return RADEON_SURF_MODE_LINEAR_ALIGNED;
739
740 /* Cursors are linear on SI.
741 * (XXX double-check, maybe also use RADEON_SURF_SCANOUT) */
742 if (rscreen->chip_class >= SI &&
743 (templ->bind & PIPE_BIND_CURSOR))
744 return RADEON_SURF_MODE_LINEAR_ALIGNED;
745
746 if (templ->bind & PIPE_BIND_LINEAR)
747 return RADEON_SURF_MODE_LINEAR_ALIGNED;
748
749 /* Textures with a very small height are recommended to be linear. */
750 if (templ->target == PIPE_TEXTURE_1D ||
751 templ->target == PIPE_TEXTURE_1D_ARRAY ||
752 templ->height0 <= 4)
753 return RADEON_SURF_MODE_LINEAR_ALIGNED;
754
755 /* Textures likely to be mapped often. */
756 if (templ->usage == PIPE_USAGE_STAGING ||
757 templ->usage == PIPE_USAGE_STREAM)
758 return RADEON_SURF_MODE_LINEAR_ALIGNED;
759 }
760
761 /* Make small textures 1D tiled. */
762 if (templ->width0 <= 16 || templ->height0 <= 16 ||
763 (rscreen->debug_flags & DBG_NO_2D_TILING))
764 return RADEON_SURF_MODE_1D;
765
766 /* The allocator will switch to 1D if needed. */
767 return RADEON_SURF_MODE_2D;
768 }
769
770 struct pipe_resource *r600_texture_create(struct pipe_screen *screen,
771 const struct pipe_resource *templ)
772 {
773 struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
774 struct radeon_surf surface = {0};
775 int r;
776
777 r = r600_init_surface(rscreen, &surface, templ,
778 r600_choose_tiling(rscreen, templ),
779 templ->flags & R600_RESOURCE_FLAG_FLUSHED_DEPTH);
780 if (r) {
781 return NULL;
782 }
783 r = rscreen->ws->surface_best(rscreen->ws, &surface);
784 if (r) {
785 return NULL;
786 }
787 return (struct pipe_resource *)r600_texture_create_object(screen, templ,
788 0, NULL, &surface);
789 }
790
791 static struct pipe_resource *r600_texture_from_handle(struct pipe_screen *screen,
792 const struct pipe_resource *templ,
793 struct winsys_handle *whandle)
794 {
795 struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
796 struct pb_buffer *buf = NULL;
797 unsigned stride = 0;
798 unsigned array_mode;
799 enum radeon_bo_layout micro, macro;
800 struct radeon_surf surface;
801 bool scanout;
802 int r;
803
804 /* Support only 2D textures without mipmaps */
805 if ((templ->target != PIPE_TEXTURE_2D && templ->target != PIPE_TEXTURE_RECT) ||
806 templ->depth0 != 1 || templ->last_level != 0)
807 return NULL;
808
809 buf = rscreen->ws->buffer_from_handle(rscreen->ws, whandle, &stride);
810 if (!buf)
811 return NULL;
812
813 rscreen->ws->buffer_get_tiling(buf, &micro, &macro,
814 &surface.bankw, &surface.bankh,
815 &surface.tile_split,
816 &surface.stencil_tile_split,
817 &surface.mtilea, &scanout);
818
819 if (macro == RADEON_LAYOUT_TILED)
820 array_mode = RADEON_SURF_MODE_2D;
821 else if (micro == RADEON_LAYOUT_TILED)
822 array_mode = RADEON_SURF_MODE_1D;
823 else
824 array_mode = RADEON_SURF_MODE_LINEAR_ALIGNED;
825
826 r = r600_init_surface(rscreen, &surface, templ, array_mode, false);
827 if (r) {
828 return NULL;
829 }
830
831 if (scanout)
832 surface.flags |= RADEON_SURF_SCANOUT;
833
834 return (struct pipe_resource *)r600_texture_create_object(screen, templ,
835 stride, buf, &surface);
836 }
837
838 bool r600_init_flushed_depth_texture(struct pipe_context *ctx,
839 struct pipe_resource *texture,
840 struct r600_texture **staging)
841 {
842 struct r600_texture *rtex = (struct r600_texture*)texture;
843 struct pipe_resource resource;
844 struct r600_texture **flushed_depth_texture = staging ?
845 staging : &rtex->flushed_depth_texture;
846
847 if (!staging && rtex->flushed_depth_texture)
848 return true; /* it's ready */
849
850 resource.target = texture->target;
851 resource.format = texture->format;
852 resource.width0 = texture->width0;
853 resource.height0 = texture->height0;
854 resource.depth0 = texture->depth0;
855 resource.array_size = texture->array_size;
856 resource.last_level = texture->last_level;
857 resource.nr_samples = texture->nr_samples;
858 resource.usage = staging ? PIPE_USAGE_STAGING : PIPE_USAGE_DEFAULT;
859 resource.bind = texture->bind & ~PIPE_BIND_DEPTH_STENCIL;
860 resource.flags = texture->flags | R600_RESOURCE_FLAG_FLUSHED_DEPTH;
861
862 if (staging)
863 resource.flags |= R600_RESOURCE_FLAG_TRANSFER;
864
865 *flushed_depth_texture = (struct r600_texture *)ctx->screen->resource_create(ctx->screen, &resource);
866 if (*flushed_depth_texture == NULL) {
867 R600_ERR("failed to create temporary texture to hold flushed depth\n");
868 return false;
869 }
870
871 (*flushed_depth_texture)->is_flushing_texture = TRUE;
872 (*flushed_depth_texture)->non_disp_tiling = false;
873 return true;
874 }
875
876 /**
877 * Initialize the pipe_resource descriptor to be of the same size as the box,
878 * which is supposed to hold a subregion of the texture "orig" at the given
879 * mipmap level.
880 */
881 static void r600_init_temp_resource_from_box(struct pipe_resource *res,
882 struct pipe_resource *orig,
883 const struct pipe_box *box,
884 unsigned level, unsigned flags)
885 {
886 memset(res, 0, sizeof(*res));
887 res->format = orig->format;
888 res->width0 = box->width;
889 res->height0 = box->height;
890 res->depth0 = 1;
891 res->array_size = 1;
892 res->usage = flags & R600_RESOURCE_FLAG_TRANSFER ? PIPE_USAGE_STAGING : PIPE_USAGE_DEFAULT;
893 res->flags = flags;
894
895 /* We must set the correct texture target and dimensions for a 3D box. */
896 if (box->depth > 1 && util_max_layer(orig, level) > 0)
897 res->target = orig->target;
898 else
899 res->target = PIPE_TEXTURE_2D;
900
901 switch (res->target) {
902 case PIPE_TEXTURE_1D_ARRAY:
903 case PIPE_TEXTURE_2D_ARRAY:
904 case PIPE_TEXTURE_CUBE_ARRAY:
905 res->array_size = box->depth;
906 break;
907 case PIPE_TEXTURE_3D:
908 res->depth0 = box->depth;
909 break;
910 default:;
911 }
912 }
913
914 static void *r600_texture_transfer_map(struct pipe_context *ctx,
915 struct pipe_resource *texture,
916 unsigned level,
917 unsigned usage,
918 const struct pipe_box *box,
919 struct pipe_transfer **ptransfer)
920 {
921 struct r600_common_context *rctx = (struct r600_common_context*)ctx;
922 struct r600_texture *rtex = (struct r600_texture*)texture;
923 struct r600_transfer *trans;
924 boolean use_staging_texture = FALSE;
925 struct r600_resource *buf;
926 unsigned offset = 0;
927 char *map;
928
929 /* We cannot map a tiled texture directly because the data is
930 * in a different order, therefore we do detiling using a blit.
931 *
932 * Also, use a temporary in GTT memory for read transfers, as
933 * the CPU is much happier reading out of cached system memory
934 * than uncached VRAM.
935 */
936 if (rtex->surface.level[0].mode >= RADEON_SURF_MODE_1D) {
937 use_staging_texture = TRUE;
938 } else if ((usage & PIPE_TRANSFER_READ) && !(usage & PIPE_TRANSFER_MAP_DIRECTLY) &&
939 (rtex->resource.domains == RADEON_DOMAIN_VRAM)) {
940 /* Untiled buffers in VRAM, which is slow for CPU reads */
941 use_staging_texture = TRUE;
942 } else if (!(usage & PIPE_TRANSFER_READ) &&
943 (r600_rings_is_buffer_referenced(rctx, rtex->resource.cs_buf, RADEON_USAGE_READWRITE) ||
944 !rctx->ws->buffer_wait(rtex->resource.buf, 0, RADEON_USAGE_READWRITE))) {
945 /* Use a staging texture for uploads if the underlying BO is busy. */
946 use_staging_texture = TRUE;
947 }
948
949 if (texture->flags & R600_RESOURCE_FLAG_TRANSFER) {
950 use_staging_texture = FALSE;
951 }
952
953 if (use_staging_texture && (usage & PIPE_TRANSFER_MAP_DIRECTLY)) {
954 return NULL;
955 }
956
957 trans = CALLOC_STRUCT(r600_transfer);
958 if (trans == NULL)
959 return NULL;
960 trans->transfer.resource = texture;
961 trans->transfer.level = level;
962 trans->transfer.usage = usage;
963 trans->transfer.box = *box;
964
965 if (rtex->is_depth) {
966 struct r600_texture *staging_depth;
967
968 if (rtex->resource.b.b.nr_samples > 1) {
969 /* MSAA depth buffers need to be converted to single sample buffers.
970 *
971 * Mapping MSAA depth buffers can occur if ReadPixels is called
972 * with a multisample GLX visual.
973 *
974 * First downsample the depth buffer to a temporary texture,
975 * then decompress the temporary one to staging.
976 *
977 * Only the region being mapped is transfered.
978 */
979 struct pipe_resource resource;
980
981 r600_init_temp_resource_from_box(&resource, texture, box, level, 0);
982
983 if (!r600_init_flushed_depth_texture(ctx, &resource, &staging_depth)) {
984 R600_ERR("failed to create temporary texture to hold untiled copy\n");
985 FREE(trans);
986 return NULL;
987 }
988
989 if (usage & PIPE_TRANSFER_READ) {
990 struct pipe_resource *temp = ctx->screen->resource_create(ctx->screen, &resource);
991
992 r600_copy_region_with_blit(ctx, temp, 0, 0, 0, 0, texture, level, box);
993 rctx->blit_decompress_depth(ctx, (struct r600_texture*)temp, staging_depth,
994 0, 0, 0, box->depth, 0, 0);
995 pipe_resource_reference((struct pipe_resource**)&temp, NULL);
996 }
997 }
998 else {
999 /* XXX: only readback the rectangle which is being mapped? */
1000 /* XXX: when discard is true, no need to read back from depth texture */
1001 if (!r600_init_flushed_depth_texture(ctx, texture, &staging_depth)) {
1002 R600_ERR("failed to create temporary texture to hold untiled copy\n");
1003 FREE(trans);
1004 return NULL;
1005 }
1006
1007 rctx->blit_decompress_depth(ctx, rtex, staging_depth,
1008 level, level,
1009 box->z, box->z + box->depth - 1,
1010 0, 0);
1011
1012 offset = r600_texture_get_offset(staging_depth, level, box);
1013 }
1014
1015 trans->transfer.stride = staging_depth->surface.level[level].pitch_bytes;
1016 trans->transfer.layer_stride = staging_depth->surface.level[level].slice_size;
1017 trans->staging = (struct r600_resource*)staging_depth;
1018 } else if (use_staging_texture) {
1019 struct pipe_resource resource;
1020 struct r600_texture *staging;
1021
1022 r600_init_temp_resource_from_box(&resource, texture, box, level,
1023 R600_RESOURCE_FLAG_TRANSFER);
1024 resource.usage = (usage & PIPE_TRANSFER_READ) ?
1025 PIPE_USAGE_STAGING : PIPE_USAGE_STREAM;
1026
1027 /* Create the temporary texture. */
1028 staging = (struct r600_texture*)ctx->screen->resource_create(ctx->screen, &resource);
1029 if (staging == NULL) {
1030 R600_ERR("failed to create temporary texture to hold untiled copy\n");
1031 FREE(trans);
1032 return NULL;
1033 }
1034 trans->staging = &staging->resource;
1035 trans->transfer.stride = staging->surface.level[0].pitch_bytes;
1036 trans->transfer.layer_stride = staging->surface.level[0].slice_size;
1037 if (usage & PIPE_TRANSFER_READ) {
1038 r600_copy_to_staging_texture(ctx, trans);
1039 }
1040 } else {
1041 /* the resource is mapped directly */
1042 trans->transfer.stride = rtex->surface.level[level].pitch_bytes;
1043 trans->transfer.layer_stride = rtex->surface.level[level].slice_size;
1044 offset = r600_texture_get_offset(rtex, level, box);
1045 }
1046
1047 if (trans->staging) {
1048 buf = trans->staging;
1049 if (!rtex->is_depth && !(usage & PIPE_TRANSFER_READ))
1050 usage |= PIPE_TRANSFER_UNSYNCHRONIZED;
1051 } else {
1052 buf = &rtex->resource;
1053 }
1054
1055 if (!(map = r600_buffer_map_sync_with_rings(rctx, buf, usage))) {
1056 pipe_resource_reference((struct pipe_resource**)&trans->staging, NULL);
1057 FREE(trans);
1058 return NULL;
1059 }
1060
1061 *ptransfer = &trans->transfer;
1062 return map + offset;
1063 }
1064
1065 static void r600_texture_transfer_unmap(struct pipe_context *ctx,
1066 struct pipe_transfer* transfer)
1067 {
1068 struct r600_transfer *rtransfer = (struct r600_transfer*)transfer;
1069 struct pipe_resource *texture = transfer->resource;
1070 struct r600_texture *rtex = (struct r600_texture*)texture;
1071
1072 if ((transfer->usage & PIPE_TRANSFER_WRITE) && rtransfer->staging) {
1073 if (rtex->is_depth && rtex->resource.b.b.nr_samples <= 1) {
1074 ctx->resource_copy_region(ctx, texture, transfer->level,
1075 transfer->box.x, transfer->box.y, transfer->box.z,
1076 &rtransfer->staging->b.b, transfer->level,
1077 &transfer->box);
1078 } else {
1079 r600_copy_from_staging_texture(ctx, rtransfer);
1080 }
1081 }
1082
1083 if (rtransfer->staging)
1084 pipe_resource_reference((struct pipe_resource**)&rtransfer->staging, NULL);
1085
1086 FREE(transfer);
1087 }
1088
1089 static const struct u_resource_vtbl r600_texture_vtbl =
1090 {
1091 NULL, /* get_handle */
1092 r600_texture_destroy, /* resource_destroy */
1093 r600_texture_transfer_map, /* transfer_map */
1094 NULL, /* transfer_flush_region */
1095 r600_texture_transfer_unmap, /* transfer_unmap */
1096 NULL /* transfer_inline_write */
1097 };
1098
1099 struct pipe_surface *r600_create_surface_custom(struct pipe_context *pipe,
1100 struct pipe_resource *texture,
1101 const struct pipe_surface *templ,
1102 unsigned width, unsigned height)
1103 {
1104 struct r600_surface *surface = CALLOC_STRUCT(r600_surface);
1105
1106 if (surface == NULL)
1107 return NULL;
1108
1109 assert(templ->u.tex.first_layer <= util_max_layer(texture, templ->u.tex.level));
1110 assert(templ->u.tex.last_layer <= util_max_layer(texture, templ->u.tex.level));
1111
1112 pipe_reference_init(&surface->base.reference, 1);
1113 pipe_resource_reference(&surface->base.texture, texture);
1114 surface->base.context = pipe;
1115 surface->base.format = templ->format;
1116 surface->base.width = width;
1117 surface->base.height = height;
1118 surface->base.u = templ->u;
1119 return &surface->base;
1120 }
1121
1122 static struct pipe_surface *r600_create_surface(struct pipe_context *pipe,
1123 struct pipe_resource *tex,
1124 const struct pipe_surface *templ)
1125 {
1126 unsigned level = templ->u.tex.level;
1127
1128 return r600_create_surface_custom(pipe, tex, templ,
1129 u_minify(tex->width0, level),
1130 u_minify(tex->height0, level));
1131 }
1132
1133 static void r600_surface_destroy(struct pipe_context *pipe,
1134 struct pipe_surface *surface)
1135 {
1136 struct r600_surface *surf = (struct r600_surface*)surface;
1137 pipe_resource_reference((struct pipe_resource**)&surf->cb_buffer_fmask, NULL);
1138 pipe_resource_reference((struct pipe_resource**)&surf->cb_buffer_cmask, NULL);
1139 pipe_resource_reference(&surface->texture, NULL);
1140 FREE(surface);
1141 }
1142
1143 unsigned r600_translate_colorswap(enum pipe_format format)
1144 {
1145 const struct util_format_description *desc = util_format_description(format);
1146
1147 #define HAS_SWIZZLE(chan,swz) (desc->swizzle[chan] == UTIL_FORMAT_SWIZZLE_##swz)
1148
1149 if (format == PIPE_FORMAT_R11G11B10_FLOAT) /* isn't plain */
1150 return V_0280A0_SWAP_STD;
1151
1152 if (desc->layout != UTIL_FORMAT_LAYOUT_PLAIN)
1153 return ~0U;
1154
1155 switch (desc->nr_channels) {
1156 case 1:
1157 if (HAS_SWIZZLE(0,X))
1158 return V_0280A0_SWAP_STD; /* X___ */
1159 else if (HAS_SWIZZLE(3,X))
1160 return V_0280A0_SWAP_ALT_REV; /* ___X */
1161 break;
1162 case 2:
1163 if ((HAS_SWIZZLE(0,X) && HAS_SWIZZLE(1,Y)) ||
1164 (HAS_SWIZZLE(0,X) && HAS_SWIZZLE(1,NONE)) ||
1165 (HAS_SWIZZLE(0,NONE) && HAS_SWIZZLE(1,Y)))
1166 return V_0280A0_SWAP_STD; /* XY__ */
1167 else if ((HAS_SWIZZLE(0,Y) && HAS_SWIZZLE(1,X)) ||
1168 (HAS_SWIZZLE(0,Y) && HAS_SWIZZLE(1,NONE)) ||
1169 (HAS_SWIZZLE(0,NONE) && HAS_SWIZZLE(1,X)))
1170 return V_0280A0_SWAP_STD_REV; /* YX__ */
1171 else if (HAS_SWIZZLE(0,X) && HAS_SWIZZLE(3,Y))
1172 return V_0280A0_SWAP_ALT; /* X__Y */
1173 else if (HAS_SWIZZLE(0,Y) && HAS_SWIZZLE(3,X))
1174 return V_0280A0_SWAP_ALT_REV; /* Y__X */
1175 break;
1176 case 3:
1177 if (HAS_SWIZZLE(0,X))
1178 return V_0280A0_SWAP_STD; /* XYZ */
1179 else if (HAS_SWIZZLE(0,Z))
1180 return V_0280A0_SWAP_STD_REV; /* ZYX */
1181 break;
1182 case 4:
1183 /* check the middle channels, the 1st and 4th channel can be NONE */
1184 if (HAS_SWIZZLE(1,Y) && HAS_SWIZZLE(2,Z))
1185 return V_0280A0_SWAP_STD; /* XYZW */
1186 else if (HAS_SWIZZLE(1,Z) && HAS_SWIZZLE(2,Y))
1187 return V_0280A0_SWAP_STD_REV; /* WZYX */
1188 else if (HAS_SWIZZLE(1,Y) && HAS_SWIZZLE(2,X))
1189 return V_0280A0_SWAP_ALT; /* ZYXW */
1190 else if (HAS_SWIZZLE(1,X) && HAS_SWIZZLE(2,Y))
1191 return V_0280A0_SWAP_ALT_REV; /* WXYZ */
1192 break;
1193 }
1194 return ~0U;
1195 }
1196
1197 static void evergreen_set_clear_color(struct r600_texture *rtex,
1198 enum pipe_format surface_format,
1199 const union pipe_color_union *color)
1200 {
1201 union util_color uc;
1202
1203 memset(&uc, 0, sizeof(uc));
1204
1205 if (util_format_is_pure_uint(surface_format)) {
1206 util_format_write_4ui(surface_format, color->ui, 0, &uc, 0, 0, 0, 1, 1);
1207 } else if (util_format_is_pure_sint(surface_format)) {
1208 util_format_write_4i(surface_format, color->i, 0, &uc, 0, 0, 0, 1, 1);
1209 } else {
1210 util_pack_color(color->f, surface_format, &uc);
1211 }
1212
1213 memcpy(rtex->color_clear_value, &uc, 2 * sizeof(uint32_t));
1214 }
1215
1216 void evergreen_do_fast_color_clear(struct r600_common_context *rctx,
1217 struct pipe_framebuffer_state *fb,
1218 struct r600_atom *fb_state,
1219 unsigned *buffers,
1220 const union pipe_color_union *color)
1221 {
1222 int i;
1223
1224 if (rctx->current_render_cond)
1225 return;
1226
1227 for (i = 0; i < fb->nr_cbufs; i++) {
1228 struct r600_texture *tex;
1229 unsigned clear_bit = PIPE_CLEAR_COLOR0 << i;
1230
1231 if (!fb->cbufs[i])
1232 continue;
1233
1234 /* if this colorbuffer is not being cleared */
1235 if (!(*buffers & clear_bit))
1236 continue;
1237
1238 tex = (struct r600_texture *)fb->cbufs[i]->texture;
1239
1240 /* 128-bit formats are unusupported */
1241 if (util_format_get_blocksizebits(fb->cbufs[i]->format) > 64) {
1242 continue;
1243 }
1244
1245 /* the clear is allowed if all layers are bound */
1246 if (fb->cbufs[i]->u.tex.first_layer != 0 ||
1247 fb->cbufs[i]->u.tex.last_layer != util_max_layer(&tex->resource.b.b, 0)) {
1248 continue;
1249 }
1250
1251 /* cannot clear mipmapped textures */
1252 if (fb->cbufs[i]->texture->last_level != 0) {
1253 continue;
1254 }
1255
1256 /* only supported on tiled surfaces */
1257 if (tex->surface.level[0].mode < RADEON_SURF_MODE_1D) {
1258 continue;
1259 }
1260
1261 /* fast color clear with 1D tiling doesn't work on old kernels and CIK */
1262 if (tex->surface.level[0].mode == RADEON_SURF_MODE_1D &&
1263 rctx->chip_class >= CIK && rctx->screen->info.drm_minor < 38) {
1264 continue;
1265 }
1266
1267 /* ensure CMASK is enabled */
1268 r600_texture_alloc_cmask_separate(rctx->screen, tex);
1269 if (tex->cmask.size == 0) {
1270 continue;
1271 }
1272
1273 /* Do the fast clear. */
1274 evergreen_set_clear_color(tex, fb->cbufs[i]->format, color);
1275 rctx->clear_buffer(&rctx->b, &tex->cmask_buffer->b.b,
1276 tex->cmask.offset, tex->cmask.size, 0, true);
1277
1278 tex->dirty_level_mask |= 1 << fb->cbufs[i]->u.tex.level;
1279 fb_state->dirty = true;
1280 *buffers &= ~clear_bit;
1281 }
1282 }
1283
1284 void r600_init_screen_texture_functions(struct r600_common_screen *rscreen)
1285 {
1286 rscreen->b.resource_from_handle = r600_texture_from_handle;
1287 rscreen->b.resource_get_handle = r600_texture_get_handle;
1288 }
1289
1290 void r600_init_context_texture_functions(struct r600_common_context *rctx)
1291 {
1292 rctx->b.create_surface = r600_create_surface;
1293 rctx->b.surface_destroy = r600_surface_destroy;
1294 }