projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
gallium/radeon*: Remove useless casts
[mesa.git] / src / gallium / drivers / radeon / r600_texture.c
1 /*
2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Jerome Glisse
25 * Corbin Simpson
26 */
27 #include "r600_pipe_common.h"
28 #include "r600_cs.h"
29 #include "util/u_format.h"
30 #include "util/u_memory.h"
31 #include "util/u_pack_color.h"
32 #include <errno.h>
33 #include <inttypes.h>
34
35 /* Same as resource_copy_region, except that both upsampling and downsampling are allowed. */
36 static void r600_copy_region_with_blit(struct pipe_context *pipe,
37 struct pipe_resource *dst,
38 unsigned dst_level,
39 unsigned dstx, unsigned dsty, unsigned dstz,
40 struct pipe_resource *src,
41 unsigned src_level,
42 const struct pipe_box *src_box)
43 {
44 struct pipe_blit_info blit;
45
46 memset(&blit, 0, sizeof(blit));
47 blit.src.resource = src;
48 blit.src.format = src->format;
49 blit.src.level = src_level;
50 blit.src.box = *src_box;
51 blit.dst.resource = dst;
52 blit.dst.format = dst->format;
53 blit.dst.level = dst_level;
54 blit.dst.box.x = dstx;
55 blit.dst.box.y = dsty;
56 blit.dst.box.z = dstz;
57 blit.dst.box.width = src_box->width;
58 blit.dst.box.height = src_box->height;
59 blit.dst.box.depth = src_box->depth;
60 blit.mask = util_format_get_mask(src->format) &
61 util_format_get_mask(dst->format);
62 blit.filter = PIPE_TEX_FILTER_NEAREST;
63
64 if (blit.mask) {
65 pipe->blit(pipe, &blit);
66 }
67 }
68
69 /* Copy from a full GPU texture to a transfer's staging one. */
70 static void r600_copy_to_staging_texture(struct pipe_context *ctx, struct r600_transfer *rtransfer)
71 {
72 struct r600_common_context *rctx = (struct r600_common_context*)ctx;
73 struct pipe_transfer *transfer = (struct pipe_transfer*)rtransfer;
74 struct pipe_resource *dst = &rtransfer->staging->b.b;
75 struct pipe_resource *src = transfer->resource;
76
77 if (src->nr_samples > 1) {
78 r600_copy_region_with_blit(ctx, dst, 0, 0, 0, 0,
79 src, transfer->level, &transfer->box);
80 return;
81 }
82
83 rctx->dma_copy(ctx, dst, 0, 0, 0, 0, src, transfer->level,
84 &transfer->box);
85 }
86
87 /* Copy from a transfer's staging texture to a full GPU one. */
88 static void r600_copy_from_staging_texture(struct pipe_context *ctx, struct r600_transfer *rtransfer)
89 {
90 struct r600_common_context *rctx = (struct r600_common_context*)ctx;
91 struct pipe_transfer *transfer = (struct pipe_transfer*)rtransfer;
92 struct pipe_resource *dst = transfer->resource;
93 struct pipe_resource *src = &rtransfer->staging->b.b;
94 struct pipe_box sbox;
95
96 u_box_3d(0, 0, 0, transfer->box.width, transfer->box.height, transfer->box.depth, &sbox);
97
98 if (dst->nr_samples > 1) {
99 r600_copy_region_with_blit(ctx, dst, transfer->level,
100 transfer->box.x, transfer->box.y, transfer->box.z,
101 src, 0, &sbox);
102 return;
103 }
104
105 rctx->dma_copy(ctx, dst, transfer->level,
106 transfer->box.x, transfer->box.y, transfer->box.z,
107 src, 0, &sbox);
108 }
109
110 static unsigned r600_texture_get_offset(struct r600_texture *rtex, unsigned level,
111 const struct pipe_box *box)
112 {
113 enum pipe_format format = rtex->resource.b.b.format;
114
115 return rtex->surface.level[level].offset +
116 box->z * rtex->surface.level[level].slice_size +
117 box->y / util_format_get_blockheight(format) * rtex->surface.level[level].pitch_bytes +
118 box->x / util_format_get_blockwidth(format) * util_format_get_blocksize(format);
119 }
120
121 static int r600_init_surface(struct r600_common_screen *rscreen,
122 struct radeon_surf *surface,
123 const struct pipe_resource *ptex,
124 unsigned array_mode,
125 bool is_flushed_depth)
126 {
127 const struct util_format_description *desc =
128 util_format_description(ptex->format);
129 bool is_depth, is_stencil;
130
131 is_depth = util_format_has_depth(desc);
132 is_stencil = util_format_has_stencil(desc);
133
134 surface->npix_x = ptex->width0;
135 surface->npix_y = ptex->height0;
136 surface->npix_z = ptex->depth0;
137 surface->blk_w = util_format_get_blockwidth(ptex->format);
138 surface->blk_h = util_format_get_blockheight(ptex->format);
139 surface->blk_d = 1;
140 surface->array_size = 1;
141 surface->last_level = ptex->last_level;
142
143 if (rscreen->chip_class >= EVERGREEN && !is_flushed_depth &&
144 ptex->format == PIPE_FORMAT_Z32_FLOAT_S8X24_UINT) {
145 surface->bpe = 4; /* stencil is allocated separately on evergreen */
146 } else {
147 surface->bpe = util_format_get_blocksize(ptex->format);
148 /* align byte per element on dword */
149 if (surface->bpe == 3) {
150 surface->bpe = 4;
151 }
152 }
153
154 surface->nsamples = ptex->nr_samples ? ptex->nr_samples : 1;
155 surface->flags = RADEON_SURF_SET(array_mode, MODE);
156
157 switch (ptex->target) {
158 case PIPE_TEXTURE_1D:
159 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_1D, TYPE);
160 break;
161 case PIPE_TEXTURE_RECT:
162 case PIPE_TEXTURE_2D:
163 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_2D, TYPE);
164 break;
165 case PIPE_TEXTURE_3D:
166 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_3D, TYPE);
167 break;
168 case PIPE_TEXTURE_1D_ARRAY:
169 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_1D_ARRAY, TYPE);
170 surface->array_size = ptex->array_size;
171 break;
172 case PIPE_TEXTURE_2D_ARRAY:
173 case PIPE_TEXTURE_CUBE_ARRAY: /* cube array layout like 2d array */
174 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_2D_ARRAY, TYPE);
175 surface->array_size = ptex->array_size;
176 break;
177 case PIPE_TEXTURE_CUBE:
178 surface->flags |= RADEON_SURF_SET(RADEON_SURF_TYPE_CUBEMAP, TYPE);
179 break;
180 case PIPE_BUFFER:
181 default:
182 return -EINVAL;
183 }
184 if (ptex->bind & PIPE_BIND_SCANOUT) {
185 surface->flags |= RADEON_SURF_SCANOUT;
186 }
187
188 if (!is_flushed_depth && is_depth) {
189 surface->flags |= RADEON_SURF_ZBUFFER;
190
191 if (is_stencil) {
192 surface->flags |= RADEON_SURF_SBUFFER |
193 RADEON_SURF_HAS_SBUFFER_MIPTREE;
194 }
195 }
196 if (rscreen->chip_class >= SI) {
197 surface->flags |= RADEON_SURF_HAS_TILE_MODE_INDEX;
198 }
199 return 0;
200 }
201
202 static int r600_setup_surface(struct pipe_screen *screen,
203 struct r600_texture *rtex,
204 unsigned pitch_in_bytes_override)
205 {
206 struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
207 int r;
208
209 r = rscreen->ws->surface_init(rscreen->ws, &rtex->surface);
210 if (r) {
211 return r;
212 }
213
214 rtex->size = rtex->surface.bo_size;
215
216 if (pitch_in_bytes_override && pitch_in_bytes_override != rtex->surface.level[0].pitch_bytes) {
217 /* old ddx on evergreen over estimate alignment for 1d, only 1 level
218 * for those
219 */
220 rtex->surface.level[0].nblk_x = pitch_in_bytes_override / rtex->surface.bpe;
221 rtex->surface.level[0].pitch_bytes = pitch_in_bytes_override;
222 rtex->surface.level[0].slice_size = pitch_in_bytes_override * rtex->surface.level[0].nblk_y;
223 if (rtex->surface.flags & RADEON_SURF_SBUFFER) {
224 rtex->surface.stencil_offset =
225 rtex->surface.stencil_level[0].offset = rtex->surface.level[0].slice_size;
226 }
227 }
228 return 0;
229 }
230
231 static boolean r600_texture_get_handle(struct pipe_screen* screen,
232 struct pipe_resource *ptex,
233 struct winsys_handle *whandle)
234 {
235 struct r600_texture *rtex = (struct r600_texture*)ptex;
236 struct r600_resource *resource = &rtex->resource;
237 struct radeon_surf *surface = &rtex->surface;
238 struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
239
240 rscreen->ws->buffer_set_tiling(resource->buf,
241 NULL,
242 surface->level[0].mode >= RADEON_SURF_MODE_1D ?
243 RADEON_LAYOUT_TILED : RADEON_LAYOUT_LINEAR,
244 surface->level[0].mode >= RADEON_SURF_MODE_2D ?
245 RADEON_LAYOUT_TILED : RADEON_LAYOUT_LINEAR,
246 surface->pipe_config,
247 surface->bankw, surface->bankh,
248 surface->tile_split,
249 surface->stencil_tile_split,
250 surface->mtilea, surface->num_banks,
251 surface->level[0].pitch_bytes,
252 (surface->flags & RADEON_SURF_SCANOUT) != 0);
253
254 return rscreen->ws->buffer_get_handle(resource->buf,
255 surface->level[0].pitch_bytes, whandle);
256 }
257
258 static void r600_texture_destroy(struct pipe_screen *screen,
259 struct pipe_resource *ptex)
260 {
261 struct r600_texture *rtex = (struct r600_texture*)ptex;
262 struct r600_resource *resource = &rtex->resource;
263
264 if (rtex->flushed_depth_texture)
265 pipe_resource_reference((struct pipe_resource **)&rtex->flushed_depth_texture, NULL);
266
267 pipe_resource_reference((struct pipe_resource**)&rtex->htile_buffer, NULL);
268 if (rtex->cmask_buffer != &rtex->resource) {
269 pipe_resource_reference((struct pipe_resource**)&rtex->cmask_buffer, NULL);
270 }
271 pipe_resource_reference((struct pipe_resource**)&rtex->dcc_buffer, NULL);
272 pb_reference(&resource->buf, NULL);
273 FREE(rtex);
274 }
275
276 static const struct u_resource_vtbl r600_texture_vtbl;
277
278 /* The number of samples can be specified independently of the texture. */
279 void r600_texture_get_fmask_info(struct r600_common_screen *rscreen,
280 struct r600_texture *rtex,
281 unsigned nr_samples,
282 struct r600_fmask_info *out)
283 {
284 /* FMASK is allocated like an ordinary texture. */
285 struct radeon_surf fmask = rtex->surface;
286
287 memset(out, 0, sizeof(*out));
288
289 fmask.bo_alignment = 0;
290 fmask.bo_size = 0;
291 fmask.nsamples = 1;
292 fmask.flags |= RADEON_SURF_FMASK;
293
294 /* Force 2D tiling if it wasn't set. This may occur when creating
295 * FMASK for MSAA resolve on R6xx. On R6xx, the single-sample
296 * destination buffer must have an FMASK too. */
297 fmask.flags = RADEON_SURF_CLR(fmask.flags, MODE);
298 fmask.flags |= RADEON_SURF_SET(RADEON_SURF_MODE_2D, MODE);
299
300 if (rscreen->chip_class >= SI) {
301 fmask.flags |= RADEON_SURF_HAS_TILE_MODE_INDEX;
302 }
303
304 switch (nr_samples) {
305 case 2:
306 case 4:
307 fmask.bpe = 1;
308 if (rscreen->chip_class <= CAYMAN) {
309 fmask.bankh = 4;
310 }
311 break;
312 case 8:
313 fmask.bpe = 4;
314 break;
315 default:
316 R600_ERR("Invalid sample count for FMASK allocation.\n");
317 return;
318 }
319
320 /* Overallocate FMASK on R600-R700 to fix colorbuffer corruption.
321 * This can be fixed by writing a separate FMASK allocator specifically
322 * for R600-R700 asics. */
323 if (rscreen->chip_class <= R700) {
324 fmask.bpe *= 2;
325 }
326
327 if (rscreen->ws->surface_init(rscreen->ws, &fmask)) {
328 R600_ERR("Got error in surface_init while allocating FMASK.\n");
329 return;
330 }
331
332 assert(fmask.level[0].mode == RADEON_SURF_MODE_2D);
333
334 out->slice_tile_max = (fmask.level[0].nblk_x * fmask.level[0].nblk_y) / 64;
335 if (out->slice_tile_max)
336 out->slice_tile_max -= 1;
337
338 out->tile_mode_index = fmask.tiling_index[0];
339 out->pitch_in_pixels = fmask.level[0].nblk_x;
340 out->bank_height = fmask.bankh;
341 out->alignment = MAX2(256, fmask.bo_alignment);
342 out->size = fmask.bo_size;
343 }
344
345 static void r600_texture_allocate_fmask(struct r600_common_screen *rscreen,
346 struct r600_texture *rtex)
347 {
348 r600_texture_get_fmask_info(rscreen, rtex,
349 rtex->resource.b.b.nr_samples, &rtex->fmask);
350
351 rtex->fmask.offset = align(rtex->size, rtex->fmask.alignment);
352 rtex->size = rtex->fmask.offset + rtex->fmask.size;
353 }
354
355 void r600_texture_get_cmask_info(struct r600_common_screen *rscreen,
356 struct r600_texture *rtex,
357 struct r600_cmask_info *out)
358 {
359 unsigned cmask_tile_width = 8;
360 unsigned cmask_tile_height = 8;
361 unsigned cmask_tile_elements = cmask_tile_width * cmask_tile_height;
362 unsigned element_bits = 4;
363 unsigned cmask_cache_bits = 1024;
364 unsigned num_pipes = rscreen->tiling_info.num_channels;
365 unsigned pipe_interleave_bytes = rscreen->tiling_info.group_bytes;
366
367 unsigned elements_per_macro_tile = (cmask_cache_bits / element_bits) * num_pipes;
368 unsigned pixels_per_macro_tile = elements_per_macro_tile * cmask_tile_elements;
369 unsigned sqrt_pixels_per_macro_tile = sqrt(pixels_per_macro_tile);
370 unsigned macro_tile_width = util_next_power_of_two(sqrt_pixels_per_macro_tile);
371 unsigned macro_tile_height = pixels_per_macro_tile / macro_tile_width;
372
373 unsigned pitch_elements = align(rtex->surface.npix_x, macro_tile_width);
374 unsigned height = align(rtex->surface.npix_y, macro_tile_height);
375
376 unsigned base_align = num_pipes * pipe_interleave_bytes;
377 unsigned slice_bytes =
378 ((pitch_elements * height * element_bits + 7) / 8) / cmask_tile_elements;
379
380 assert(macro_tile_width % 128 == 0);
381 assert(macro_tile_height % 128 == 0);
382
383 out->pitch = pitch_elements;
384 out->height = height;
385 out->xalign = macro_tile_width;
386 out->yalign = macro_tile_height;
387 out->slice_tile_max = ((pitch_elements * height) / (128*128)) - 1;
388 out->alignment = MAX2(256, base_align);
389 out->size = (util_max_layer(&rtex->resource.b.b, 0) + 1) *
390 align(slice_bytes, base_align);
391 }
392
393 static void si_texture_get_cmask_info(struct r600_common_screen *rscreen,
394 struct r600_texture *rtex,
395 struct r600_cmask_info *out)
396 {
397 unsigned pipe_interleave_bytes = rscreen->tiling_info.group_bytes;
398 unsigned num_pipes = rscreen->tiling_info.num_channels;
399 unsigned cl_width, cl_height;
400
401 switch (num_pipes) {
402 case 2:
403 cl_width = 32;
404 cl_height = 16;
405 break;
406 case 4:
407 cl_width = 32;
408 cl_height = 32;
409 break;
410 case 8:
411 cl_width = 64;
412 cl_height = 32;
413 break;
414 case 16: /* Hawaii */
415 cl_width = 64;
416 cl_height = 64;
417 break;
418 default:
419 assert(0);
420 return;
421 }
422
423 unsigned base_align = num_pipes * pipe_interleave_bytes;
424
425 unsigned width = align(rtex->surface.npix_x, cl_width*8);
426 unsigned height = align(rtex->surface.npix_y, cl_height*8);
427 unsigned slice_elements = (width * height) / (8*8);
428
429 /* Each element of CMASK is a nibble. */
430 unsigned slice_bytes = slice_elements / 2;
431
432 out->pitch = width;
433 out->height = height;
434 out->xalign = cl_width * 8;
435 out->yalign = cl_height * 8;
436 out->slice_tile_max = (width * height) / (128*128);
437 if (out->slice_tile_max)
438 out->slice_tile_max -= 1;
439
440 out->alignment = MAX2(256, base_align);
441 out->size = (util_max_layer(&rtex->resource.b.b, 0) + 1) *
442 align(slice_bytes, base_align);
443 }
444
445 static void r600_texture_allocate_cmask(struct r600_common_screen *rscreen,
446 struct r600_texture *rtex)
447 {
448 if (rscreen->chip_class >= SI) {
449 si_texture_get_cmask_info(rscreen, rtex, &rtex->cmask);
450 } else {
451 r600_texture_get_cmask_info(rscreen, rtex, &rtex->cmask);
452 }
453
454 rtex->cmask.offset = align(rtex->size, rtex->cmask.alignment);
455 rtex->size = rtex->cmask.offset + rtex->cmask.size;
456
457 if (rscreen->chip_class >= SI)
458 rtex->cb_color_info |= SI_S_028C70_FAST_CLEAR(1);
459 else
460 rtex->cb_color_info |= EG_S_028C70_FAST_CLEAR(1);
461 }
462
463 static void r600_texture_alloc_cmask_separate(struct r600_common_screen *rscreen,
464 struct r600_texture *rtex)
465 {
466 if (rtex->cmask_buffer)
467 return;
468
469 assert(rtex->cmask.size == 0);
470
471 if (rscreen->chip_class >= SI) {
472 si_texture_get_cmask_info(rscreen, rtex, &rtex->cmask);
473 } else {
474 r600_texture_get_cmask_info(rscreen, rtex, &rtex->cmask);
475 }
476
477 rtex->cmask_buffer = (struct r600_resource *)
478 pipe_buffer_create(&rscreen->b, PIPE_BIND_CUSTOM,
479 PIPE_USAGE_DEFAULT, rtex->cmask.size);
480 if (rtex->cmask_buffer == NULL) {
481 rtex->cmask.size = 0;
482 return;
483 }
484
485 /* update colorbuffer state bits */
486 rtex->cmask.base_address_reg = rtex->cmask_buffer->gpu_address >> 8;
487
488 if (rscreen->chip_class >= SI)
489 rtex->cb_color_info |= SI_S_028C70_FAST_CLEAR(1);
490 else
491 rtex->cb_color_info |= EG_S_028C70_FAST_CLEAR(1);
492 }
493
494 static void vi_texture_alloc_dcc_separate(struct r600_common_screen *rscreen,
495 struct r600_texture *rtex)
496 {
497 if (rscreen->debug_flags & DBG_NO_DCC)
498 return;
499
500 rtex->dcc_buffer = (struct r600_resource *)
501 r600_aligned_buffer_create(&rscreen->b, PIPE_BIND_CUSTOM,
502 PIPE_USAGE_DEFAULT, rtex->surface.dcc_size, rtex->surface.dcc_alignment);
503 if (rtex->dcc_buffer == NULL) {
504 return;
505 }
506
507 r600_screen_clear_buffer(rscreen, &rtex->dcc_buffer->b.b, 0, rtex->surface.dcc_size,
508 0xFFFFFFFF, true);
509
510 rtex->cb_color_info |= VI_S_028C70_DCC_ENABLE(1);
511 }
512
513 static unsigned r600_texture_get_htile_size(struct r600_common_screen *rscreen,
514 struct r600_texture *rtex)
515 {
516 unsigned cl_width, cl_height, width, height;
517 unsigned slice_elements, slice_bytes, pipe_interleave_bytes, base_align;
518 unsigned num_pipes = rscreen->tiling_info.num_channels;
519
520 if (rscreen->chip_class <= EVERGREEN &&
521 rscreen->info.drm_major == 2 && rscreen->info.drm_minor < 26)
522 return 0;
523
524 /* HW bug on R6xx. */
525 if (rscreen->chip_class == R600 &&
526 (rtex->surface.level[0].npix_x > 7680 ||
527 rtex->surface.level[0].npix_y > 7680))
528 return 0;
529
530 /* HTILE is broken with 1D tiling on old kernels and CIK. */
531 if (rscreen->chip_class >= CIK &&
532 rtex->surface.level[0].mode == RADEON_SURF_MODE_1D &&
533 rscreen->info.drm_major == 2 && rscreen->info.drm_minor < 38)
534 return 0;
535
536 switch (num_pipes) {
537 case 1:
538 cl_width = 32;
539 cl_height = 16;
540 break;
541 case 2:
542 cl_width = 32;
543 cl_height = 32;
544 break;
545 case 4:
546 cl_width = 64;
547 cl_height = 32;
548 break;
549 case 8:
550 cl_width = 64;
551 cl_height = 64;
552 break;
553 case 16:
554 cl_width = 128;
555 cl_height = 64;
556 break;
557 default:
558 assert(0);
559 return 0;
560 }
561
562 width = align(rtex->surface.npix_x, cl_width * 8);
563 height = align(rtex->surface.npix_y, cl_height * 8);
564
565 slice_elements = (width * height) / (8 * 8);
566 slice_bytes = slice_elements * 4;
567
568 pipe_interleave_bytes = rscreen->tiling_info.group_bytes;
569 base_align = num_pipes * pipe_interleave_bytes;
570
571 rtex->htile.pitch = width;
572 rtex->htile.height = height;
573 rtex->htile.xalign = cl_width * 8;
574 rtex->htile.yalign = cl_height * 8;
575
576 return (util_max_layer(&rtex->resource.b.b, 0) + 1) *
577 align(slice_bytes, base_align);
578 }
579
580 static void r600_texture_allocate_htile(struct r600_common_screen *rscreen,
581 struct r600_texture *rtex)
582 {
583 unsigned htile_size = r600_texture_get_htile_size(rscreen, rtex);
584
585 if (!htile_size)
586 return;
587
588 rtex->htile_buffer = (struct r600_resource*)
589 pipe_buffer_create(&rscreen->b, PIPE_BIND_CUSTOM,
590 PIPE_USAGE_DEFAULT, htile_size);
591 if (rtex->htile_buffer == NULL) {
592 /* this is not a fatal error as we can still keep rendering
593 * without htile buffer */
594 R600_ERR("Failed to create buffer object for htile buffer.\n");
595 } else {
596 r600_screen_clear_buffer(rscreen, &rtex->htile_buffer->b.b, 0,
597 htile_size, 0, true);
598 }
599 }
600
601 void r600_print_texture_info(struct r600_texture *rtex, FILE *f)
602 {
603 int i;
604
605 fprintf(f, " Info: npix_x=%u, npix_y=%u, npix_z=%u, blk_w=%u, "
606 "blk_h=%u, blk_d=%u, array_size=%u, last_level=%u, "
607 "bpe=%u, nsamples=%u, flags=0x%x, %s\n",
608 rtex->surface.npix_x, rtex->surface.npix_y,
609 rtex->surface.npix_z, rtex->surface.blk_w,
610 rtex->surface.blk_h, rtex->surface.blk_d,
611 rtex->surface.array_size, rtex->surface.last_level,
612 rtex->surface.bpe, rtex->surface.nsamples,
613 rtex->surface.flags, util_format_short_name(rtex->resource.b.b.format));
614
615 fprintf(f, " Layout: size=%"PRIu64", alignment=%"PRIu64", bankw=%u, "
616 "bankh=%u, nbanks=%u, mtilea=%u, tilesplit=%u, pipeconfig=%u, scanout=%u\n",
617 rtex->surface.bo_size, rtex->surface.bo_alignment, rtex->surface.bankw,
618 rtex->surface.bankh, rtex->surface.num_banks, rtex->surface.mtilea,
619 rtex->surface.tile_split, rtex->surface.pipe_config,
620 (rtex->surface.flags & RADEON_SURF_SCANOUT) != 0);
621
622 if (rtex->fmask.size)
623 fprintf(f, " FMask: offset=%u, size=%u, alignment=%u, pitch_in_pixels=%u, "
624 "bankh=%u, slice_tile_max=%u, tile_mode_index=%u\n",
625 rtex->fmask.offset, rtex->fmask.size, rtex->fmask.alignment,
626 rtex->fmask.pitch_in_pixels, rtex->fmask.bank_height,
627 rtex->fmask.slice_tile_max, rtex->fmask.tile_mode_index);
628
629 if (rtex->cmask.size)
630 fprintf(f, " CMask: offset=%u, size=%u, alignment=%u, pitch=%u, "
631 "height=%u, xalign=%u, yalign=%u, slice_tile_max=%u\n",
632 rtex->cmask.offset, rtex->cmask.size, rtex->cmask.alignment,
633 rtex->cmask.pitch, rtex->cmask.height, rtex->cmask.xalign,
634 rtex->cmask.yalign, rtex->cmask.slice_tile_max);
635
636 if (rtex->htile_buffer)
637 fprintf(f, " HTile: size=%u, alignment=%u, pitch=%u, height=%u, "
638 "xalign=%u, yalign=%u\n",
639 rtex->htile_buffer->b.b.width0,
640 rtex->htile_buffer->buf->alignment, rtex->htile.pitch,
641 rtex->htile.height, rtex->htile.xalign, rtex->htile.yalign);
642
643 if (rtex->dcc_buffer) {
644 fprintf(f, " DCC: size=%u, alignment=%u\n",
645 rtex->dcc_buffer->b.b.width0,
646 rtex->dcc_buffer->buf->alignment);
647 for (i = 0; i <= rtex->surface.last_level; i++)
648 fprintf(f, " DCCLevel[%i]: offset=%"PRIu64"\n",
649 i, rtex->surface.level[i].dcc_offset);
650 }
651
652 for (i = 0; i <= rtex->surface.last_level; i++)
653 fprintf(f, " Level[%i]: offset=%"PRIu64", slice_size=%"PRIu64", "
654 "npix_x=%u, npix_y=%u, npix_z=%u, nblk_x=%u, nblk_y=%u, "
655 "nblk_z=%u, pitch_bytes=%u, mode=%u\n",
656 i, rtex->surface.level[i].offset,
657 rtex->surface.level[i].slice_size,
658 u_minify(rtex->resource.b.b.width0, i),
659 u_minify(rtex->resource.b.b.height0, i),
660 u_minify(rtex->resource.b.b.depth0, i),
661 rtex->surface.level[i].nblk_x,
662 rtex->surface.level[i].nblk_y,
663 rtex->surface.level[i].nblk_z,
664 rtex->surface.level[i].pitch_bytes,
665 rtex->surface.level[i].mode);
666
667 if (rtex->surface.flags & RADEON_SURF_SBUFFER) {
668 for (i = 0; i <= rtex->surface.last_level; i++) {
669 fprintf(f, " StencilLayout: tilesplit=%u\n",
670 rtex->surface.stencil_tile_split);
671 fprintf(f, " StencilLevel[%i]: offset=%"PRIu64", "
672 "slice_size=%"PRIu64", npix_x=%u, "
673 "npix_y=%u, npix_z=%u, nblk_x=%u, nblk_y=%u, "
674 "nblk_z=%u, pitch_bytes=%u, mode=%u\n",
675 i, rtex->surface.stencil_level[i].offset,
676 rtex->surface.stencil_level[i].slice_size,
677 u_minify(rtex->resource.b.b.width0, i),
678 u_minify(rtex->resource.b.b.height0, i),
679 u_minify(rtex->resource.b.b.depth0, i),
680 rtex->surface.stencil_level[i].nblk_x,
681 rtex->surface.stencil_level[i].nblk_y,
682 rtex->surface.stencil_level[i].nblk_z,
683 rtex->surface.stencil_level[i].pitch_bytes,
684 rtex->surface.stencil_level[i].mode);
685 }
686 }
687 }
688
689 /* Common processing for r600_texture_create and r600_texture_from_handle */
690 static struct r600_texture *
691 r600_texture_create_object(struct pipe_screen *screen,
692 const struct pipe_resource *base,
693 unsigned pitch_in_bytes_override,
694 struct pb_buffer *buf,
695 struct radeon_surf *surface)
696 {
697 struct r600_texture *rtex;
698 struct r600_resource *resource;
699 struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
700
701 rtex = CALLOC_STRUCT(r600_texture);
702 if (rtex == NULL)
703 return NULL;
704
705 resource = &rtex->resource;
706 resource->b.b = *base;
707 resource->b.vtbl = &r600_texture_vtbl;
708 pipe_reference_init(&resource->b.b.reference, 1);
709 resource->b.b.screen = screen;
710
711 /* don't include stencil-only formats which we don't support for rendering */
712 rtex->is_depth = util_format_has_depth(util_format_description(rtex->resource.b.b.format));
713
714 rtex->surface = *surface;
715 if (r600_setup_surface(screen, rtex, pitch_in_bytes_override)) {
716 FREE(rtex);
717 return NULL;
718 }
719
720 /* Tiled depth textures utilize the non-displayable tile order.
721 * This must be done after r600_setup_surface.
722 * Applies to R600-Cayman. */
723 rtex->non_disp_tiling = rtex->is_depth && rtex->surface.level[0].mode >= RADEON_SURF_MODE_1D;
724
725 if (rtex->is_depth) {
726 if (!(base->flags & (R600_RESOURCE_FLAG_TRANSFER |
727 R600_RESOURCE_FLAG_FLUSHED_DEPTH)) &&
728 !(rscreen->debug_flags & DBG_NO_HYPERZ)) {
729
730 r600_texture_allocate_htile(rscreen, rtex);
731 }
732 } else {
733 if (base->nr_samples > 1) {
734 if (!buf) {
735 r600_texture_allocate_fmask(rscreen, rtex);
736 r600_texture_allocate_cmask(rscreen, rtex);
737 rtex->cmask_buffer = &rtex->resource;
738 }
739 if (!rtex->fmask.size || !rtex->cmask.size) {
740 FREE(rtex);
741 return NULL;
742 }
743 }
744 if (rtex->surface.dcc_size)
745 vi_texture_alloc_dcc_separate(rscreen, rtex);
746 }
747
748 /* Now create the backing buffer. */
749 if (!buf) {
750 if (!r600_init_resource(rscreen, resource, rtex->size,
751 rtex->surface.bo_alignment, TRUE)) {
752 FREE(rtex);
753 return NULL;
754 }
755 } else {
756 resource->buf = buf;
757 resource->cs_buf = rscreen->ws->buffer_get_cs_handle(buf);
758 resource->gpu_address = rscreen->ws->buffer_get_virtual_address(resource->cs_buf);
759 resource->domains = rscreen->ws->buffer_get_initial_domain(resource->cs_buf);
760 }
761
762 if (rtex->cmask.size) {
763 /* Initialize the cmask to 0xCC (= compressed state). */
764 r600_screen_clear_buffer(rscreen, &rtex->cmask_buffer->b.b,
765 rtex->cmask.offset, rtex->cmask.size,
766 0xCCCCCCCC, true);
767 }
768
769 /* Initialize the CMASK base register value. */
770 rtex->cmask.base_address_reg =
771 (rtex->resource.gpu_address + rtex->cmask.offset) >> 8;
772
773 if (rscreen->debug_flags & DBG_VM) {
774 fprintf(stderr, "VM start=0x%"PRIX64" end=0x%"PRIX64" | Texture %ix%ix%i, %i levels, %i samples, %s\n",
775 rtex->resource.gpu_address,
776 rtex->resource.gpu_address + rtex->resource.buf->size,
777 base->width0, base->height0, util_max_layer(base, 0)+1, base->last_level+1,
778 base->nr_samples ? base->nr_samples : 1, util_format_short_name(base->format));
779 }
780
781 if (rscreen->debug_flags & DBG_TEX) {
782 puts("Texture:");
783 r600_print_texture_info(rtex, stdout);
784 }
785
786 return rtex;
787 }
788
789 static unsigned r600_choose_tiling(struct r600_common_screen *rscreen,
790 const struct pipe_resource *templ)
791 {
792 const struct util_format_description *desc = util_format_description(templ->format);
793 bool force_tiling = templ->flags & R600_RESOURCE_FLAG_FORCE_TILING;
794
795 /* MSAA resources must be 2D tiled. */
796 if (templ->nr_samples > 1)
797 return RADEON_SURF_MODE_2D;
798
799 /* Transfer resources should be linear. */
800 if (templ->flags & R600_RESOURCE_FLAG_TRANSFER)
801 return RADEON_SURF_MODE_LINEAR_ALIGNED;
802
803 /* r600g: force tiling on TEXTURE_2D and TEXTURE_3D compute resources. */
804 if (rscreen->chip_class >= R600 && rscreen->chip_class <= CAYMAN &&
805 (templ->bind & PIPE_BIND_COMPUTE_RESOURCE) &&
806 (templ->target == PIPE_TEXTURE_2D ||
807 templ->target == PIPE_TEXTURE_3D))
808 force_tiling = true;
809
810 /* Handle common candidates for the linear mode.
811 * Compressed textures must always be tiled. */
812 if (!force_tiling && !util_format_is_compressed(templ->format)) {
813 /* Not everything can be linear, so we cannot enforce it
814 * for all textures. */
815 if ((rscreen->debug_flags & DBG_NO_TILING) &&
816 (!util_format_is_depth_or_stencil(templ->format) ||
817 !(templ->flags & R600_RESOURCE_FLAG_FLUSHED_DEPTH)))
818 return RADEON_SURF_MODE_LINEAR_ALIGNED;
819
820 /* Tiling doesn't work with the 422 (SUBSAMPLED) formats on R600+. */
821 if (desc->layout == UTIL_FORMAT_LAYOUT_SUBSAMPLED)
822 return RADEON_SURF_MODE_LINEAR_ALIGNED;
823
824 /* Cursors are linear on SI.
825 * (XXX double-check, maybe also use RADEON_SURF_SCANOUT) */
826 if (rscreen->chip_class >= SI &&
827 (templ->bind & PIPE_BIND_CURSOR))
828 return RADEON_SURF_MODE_LINEAR_ALIGNED;
829
830 if (templ->bind & PIPE_BIND_LINEAR)
831 return RADEON_SURF_MODE_LINEAR_ALIGNED;
832
833 /* Textures with a very small height are recommended to be linear. */
834 if (templ->target == PIPE_TEXTURE_1D ||
835 templ->target == PIPE_TEXTURE_1D_ARRAY ||
836 templ->height0 <= 4)
837 return RADEON_SURF_MODE_LINEAR_ALIGNED;
838
839 /* Textures likely to be mapped often. */
840 if (templ->usage == PIPE_USAGE_STAGING ||
841 templ->usage == PIPE_USAGE_STREAM)
842 return RADEON_SURF_MODE_LINEAR_ALIGNED;
843 }
844
845 /* Make small textures 1D tiled. */
846 if (templ->width0 <= 16 || templ->height0 <= 16 ||
847 (rscreen->debug_flags & DBG_NO_2D_TILING))
848 return RADEON_SURF_MODE_1D;
849
850 /* The allocator will switch to 1D if needed. */
851 return RADEON_SURF_MODE_2D;
852 }
853
854 struct pipe_resource *r600_texture_create(struct pipe_screen *screen,
855 const struct pipe_resource *templ)
856 {
857 struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
858 struct radeon_surf surface = {0};
859 int r;
860
861 r = r600_init_surface(rscreen, &surface, templ,
862 r600_choose_tiling(rscreen, templ),
863 templ->flags & R600_RESOURCE_FLAG_FLUSHED_DEPTH);
864 if (r) {
865 return NULL;
866 }
867 r = rscreen->ws->surface_best(rscreen->ws, &surface);
868 if (r) {
869 return NULL;
870 }
871 return (struct pipe_resource *)r600_texture_create_object(screen, templ,
872 0, NULL, &surface);
873 }
874
875 static struct pipe_resource *r600_texture_from_handle(struct pipe_screen *screen,
876 const struct pipe_resource *templ,
877 struct winsys_handle *whandle)
878 {
879 struct r600_common_screen *rscreen = (struct r600_common_screen*)screen;
880 struct pb_buffer *buf = NULL;
881 unsigned stride = 0;
882 unsigned array_mode;
883 enum radeon_bo_layout micro, macro;
884 struct radeon_surf surface;
885 bool scanout;
886 int r;
887
888 /* Support only 2D textures without mipmaps */
889 if ((templ->target != PIPE_TEXTURE_2D && templ->target != PIPE_TEXTURE_RECT) ||
890 templ->depth0 != 1 || templ->last_level != 0)
891 return NULL;
892
893 buf = rscreen->ws->buffer_from_handle(rscreen->ws, whandle, &stride);
894 if (!buf)
895 return NULL;
896
897 rscreen->ws->buffer_get_tiling(buf, &micro, &macro,
898 &surface.bankw, &surface.bankh,
899 &surface.tile_split,
900 &surface.stencil_tile_split,
901 &surface.mtilea, &scanout);
902
903 if (macro == RADEON_LAYOUT_TILED)
904 array_mode = RADEON_SURF_MODE_2D;
905 else if (micro == RADEON_LAYOUT_TILED)
906 array_mode = RADEON_SURF_MODE_1D;
907 else
908 array_mode = RADEON_SURF_MODE_LINEAR_ALIGNED;
909
910 r = r600_init_surface(rscreen, &surface, templ, array_mode, false);
911 if (r) {
912 return NULL;
913 }
914
915 if (scanout)
916 surface.flags |= RADEON_SURF_SCANOUT;
917
918 return (struct pipe_resource *)r600_texture_create_object(screen, templ,
919 stride, buf, &surface);
920 }
921
922 bool r600_init_flushed_depth_texture(struct pipe_context *ctx,
923 struct pipe_resource *texture,
924 struct r600_texture **staging)
925 {
926 struct r600_texture *rtex = (struct r600_texture*)texture;
927 struct pipe_resource resource;
928 struct r600_texture **flushed_depth_texture = staging ?
929 staging : &rtex->flushed_depth_texture;
930
931 if (!staging && rtex->flushed_depth_texture)
932 return true; /* it's ready */
933
934 resource.target = texture->target;
935 resource.format = texture->format;
936 resource.width0 = texture->width0;
937 resource.height0 = texture->height0;
938 resource.depth0 = texture->depth0;
939 resource.array_size = texture->array_size;
940 resource.last_level = texture->last_level;
941 resource.nr_samples = texture->nr_samples;
942 resource.usage = staging ? PIPE_USAGE_STAGING : PIPE_USAGE_DEFAULT;
943 resource.bind = texture->bind & ~PIPE_BIND_DEPTH_STENCIL;
944 resource.flags = texture->flags | R600_RESOURCE_FLAG_FLUSHED_DEPTH;
945
946 if (staging)
947 resource.flags |= R600_RESOURCE_FLAG_TRANSFER;
948
949 *flushed_depth_texture = (struct r600_texture *)ctx->screen->resource_create(ctx->screen, &resource);
950 if (*flushed_depth_texture == NULL) {
951 R600_ERR("failed to create temporary texture to hold flushed depth\n");
952 return false;
953 }
954
955 (*flushed_depth_texture)->is_flushing_texture = TRUE;
956 (*flushed_depth_texture)->non_disp_tiling = false;
957 return true;
958 }
959
960 /**
961 * Initialize the pipe_resource descriptor to be of the same size as the box,
962 * which is supposed to hold a subregion of the texture "orig" at the given
963 * mipmap level.
964 */
965 static void r600_init_temp_resource_from_box(struct pipe_resource *res,
966 struct pipe_resource *orig,
967 const struct pipe_box *box,
968 unsigned level, unsigned flags)
969 {
970 memset(res, 0, sizeof(*res));
971 res->format = orig->format;
972 res->width0 = box->width;
973 res->height0 = box->height;
974 res->depth0 = 1;
975 res->array_size = 1;
976 res->usage = flags & R600_RESOURCE_FLAG_TRANSFER ? PIPE_USAGE_STAGING : PIPE_USAGE_DEFAULT;
977 res->flags = flags;
978
979 /* We must set the correct texture target and dimensions for a 3D box. */
980 if (box->depth > 1 && util_max_layer(orig, level) > 0)
981 res->target = orig->target;
982 else
983 res->target = PIPE_TEXTURE_2D;
984
985 switch (res->target) {
986 case PIPE_TEXTURE_1D_ARRAY:
987 case PIPE_TEXTURE_2D_ARRAY:
988 case PIPE_TEXTURE_CUBE_ARRAY:
989 res->array_size = box->depth;
990 break;
991 case PIPE_TEXTURE_3D:
992 res->depth0 = box->depth;
993 break;
994 default:;
995 }
996 }
997
998 static void *r600_texture_transfer_map(struct pipe_context *ctx,
999 struct pipe_resource *texture,
1000 unsigned level,
1001 unsigned usage,
1002 const struct pipe_box *box,
1003 struct pipe_transfer **ptransfer)
1004 {
1005 struct r600_common_context *rctx = (struct r600_common_context*)ctx;
1006 struct r600_texture *rtex = (struct r600_texture*)texture;
1007 struct r600_transfer *trans;
1008 boolean use_staging_texture = FALSE;
1009 struct r600_resource *buf;
1010 unsigned offset = 0;
1011 char *map;
1012
1013 /* We cannot map a tiled texture directly because the data is
1014 * in a different order, therefore we do detiling using a blit.
1015 *
1016 * Also, use a temporary in GTT memory for read transfers, as
1017 * the CPU is much happier reading out of cached system memory
1018 * than uncached VRAM.
1019 */
1020 if (rtex->surface.level[0].mode >= RADEON_SURF_MODE_1D) {
1021 use_staging_texture = TRUE;
1022 } else if ((usage & PIPE_TRANSFER_READ) && !(usage & PIPE_TRANSFER_MAP_DIRECTLY) &&
1023 (rtex->resource.domains == RADEON_DOMAIN_VRAM)) {
1024 /* Untiled buffers in VRAM, which is slow for CPU reads */
1025 use_staging_texture = TRUE;
1026 } else if (!(usage & PIPE_TRANSFER_READ) &&
1027 (r600_rings_is_buffer_referenced(rctx, rtex->resource.cs_buf, RADEON_USAGE_READWRITE) ||
1028 !rctx->ws->buffer_wait(rtex->resource.buf, 0, RADEON_USAGE_READWRITE))) {
1029 /* Use a staging texture for uploads if the underlying BO is busy. */
1030 use_staging_texture = TRUE;
1031 }
1032
1033 if (texture->flags & R600_RESOURCE_FLAG_TRANSFER) {
1034 use_staging_texture = FALSE;
1035 }
1036
1037 if (use_staging_texture && (usage & PIPE_TRANSFER_MAP_DIRECTLY)) {
1038 return NULL;
1039 }
1040
1041 trans = CALLOC_STRUCT(r600_transfer);
1042 if (trans == NULL)
1043 return NULL;
1044 trans->transfer.resource = texture;
1045 trans->transfer.level = level;
1046 trans->transfer.usage = usage;
1047 trans->transfer.box = *box;
1048
1049 if (rtex->is_depth) {
1050 struct r600_texture *staging_depth;
1051
1052 if (rtex->resource.b.b.nr_samples > 1) {
1053 /* MSAA depth buffers need to be converted to single sample buffers.
1054 *
1055 * Mapping MSAA depth buffers can occur if ReadPixels is called
1056 * with a multisample GLX visual.
1057 *
1058 * First downsample the depth buffer to a temporary texture,
1059 * then decompress the temporary one to staging.
1060 *
1061 * Only the region being mapped is transfered.
1062 */
1063 struct pipe_resource resource;
1064
1065 r600_init_temp_resource_from_box(&resource, texture, box, level, 0);
1066
1067 if (!r600_init_flushed_depth_texture(ctx, &resource, &staging_depth)) {
1068 R600_ERR("failed to create temporary texture to hold untiled copy\n");
1069 FREE(trans);
1070 return NULL;
1071 }
1072
1073 if (usage & PIPE_TRANSFER_READ) {
1074 struct pipe_resource *temp = ctx->screen->resource_create(ctx->screen, &resource);
1075 if (!temp) {
1076 R600_ERR("failed to create a temporary depth texture\n");
1077 FREE(trans);
1078 return NULL;
1079 }
1080
1081 r600_copy_region_with_blit(ctx, temp, 0, 0, 0, 0, texture, level, box);
1082 rctx->blit_decompress_depth(ctx, (struct r600_texture*)temp, staging_depth,
1083 0, 0, 0, box->depth, 0, 0);
1084 pipe_resource_reference(&temp, NULL);
1085 }
1086 }
1087 else {
1088 /* XXX: only readback the rectangle which is being mapped? */
1089 /* XXX: when discard is true, no need to read back from depth texture */
1090 if (!r600_init_flushed_depth_texture(ctx, texture, &staging_depth)) {
1091 R600_ERR("failed to create temporary texture to hold untiled copy\n");
1092 FREE(trans);
1093 return NULL;
1094 }
1095
1096 rctx->blit_decompress_depth(ctx, rtex, staging_depth,
1097 level, level,
1098 box->z, box->z + box->depth - 1,
1099 0, 0);
1100
1101 offset = r600_texture_get_offset(staging_depth, level, box);
1102 }
1103
1104 trans->transfer.stride = staging_depth->surface.level[level].pitch_bytes;
1105 trans->transfer.layer_stride = staging_depth->surface.level[level].slice_size;
1106 trans->staging = (struct r600_resource*)staging_depth;
1107 } else if (use_staging_texture) {
1108 struct pipe_resource resource;
1109 struct r600_texture *staging;
1110
1111 r600_init_temp_resource_from_box(&resource, texture, box, level,
1112 R600_RESOURCE_FLAG_TRANSFER);
1113 resource.usage = (usage & PIPE_TRANSFER_READ) ?
1114 PIPE_USAGE_STAGING : PIPE_USAGE_STREAM;
1115
1116 /* Create the temporary texture. */
1117 staging = (struct r600_texture*)ctx->screen->resource_create(ctx->screen, &resource);
1118 if (staging == NULL) {
1119 R600_ERR("failed to create temporary texture to hold untiled copy\n");
1120 FREE(trans);
1121 return NULL;
1122 }
1123 trans->staging = &staging->resource;
1124 trans->transfer.stride = staging->surface.level[0].pitch_bytes;
1125 trans->transfer.layer_stride = staging->surface.level[0].slice_size;
1126 if (usage & PIPE_TRANSFER_READ) {
1127 r600_copy_to_staging_texture(ctx, trans);
1128 }
1129 } else {
1130 /* the resource is mapped directly */
1131 trans->transfer.stride = rtex->surface.level[level].pitch_bytes;
1132 trans->transfer.layer_stride = rtex->surface.level[level].slice_size;
1133 offset = r600_texture_get_offset(rtex, level, box);
1134 }
1135
1136 if (trans->staging) {
1137 buf = trans->staging;
1138 if (!rtex->is_depth && !(usage & PIPE_TRANSFER_READ))
1139 usage |= PIPE_TRANSFER_UNSYNCHRONIZED;
1140 } else {
1141 buf = &rtex->resource;
1142 }
1143
1144 if (!(map = r600_buffer_map_sync_with_rings(rctx, buf, usage))) {
1145 pipe_resource_reference((struct pipe_resource**)&trans->staging, NULL);
1146 FREE(trans);
1147 return NULL;
1148 }
1149
1150 *ptransfer = &trans->transfer;
1151 return map + offset;
1152 }
1153
1154 static void r600_texture_transfer_unmap(struct pipe_context *ctx,
1155 struct pipe_transfer* transfer)
1156 {
1157 struct r600_transfer *rtransfer = (struct r600_transfer*)transfer;
1158 struct pipe_resource *texture = transfer->resource;
1159 struct r600_texture *rtex = (struct r600_texture*)texture;
1160
1161 if ((transfer->usage & PIPE_TRANSFER_WRITE) && rtransfer->staging) {
1162 if (rtex->is_depth && rtex->resource.b.b.nr_samples <= 1) {
1163 ctx->resource_copy_region(ctx, texture, transfer->level,
1164 transfer->box.x, transfer->box.y, transfer->box.z,
1165 &rtransfer->staging->b.b, transfer->level,
1166 &transfer->box);
1167 } else {
1168 r600_copy_from_staging_texture(ctx, rtransfer);
1169 }
1170 }
1171
1172 if (rtransfer->staging)
1173 pipe_resource_reference((struct pipe_resource**)&rtransfer->staging, NULL);
1174
1175 FREE(transfer);
1176 }
1177
1178 static const struct u_resource_vtbl r600_texture_vtbl =
1179 {
1180 NULL, /* get_handle */
1181 r600_texture_destroy, /* resource_destroy */
1182 r600_texture_transfer_map, /* transfer_map */
1183 u_default_transfer_flush_region, /* transfer_flush_region */
1184 r600_texture_transfer_unmap, /* transfer_unmap */
1185 NULL /* transfer_inline_write */
1186 };
1187
1188 struct pipe_surface *r600_create_surface_custom(struct pipe_context *pipe,
1189 struct pipe_resource *texture,
1190 const struct pipe_surface *templ,
1191 unsigned width, unsigned height)
1192 {
1193 struct r600_surface *surface = CALLOC_STRUCT(r600_surface);
1194
1195 if (surface == NULL)
1196 return NULL;
1197
1198 assert(templ->u.tex.first_layer <= util_max_layer(texture, templ->u.tex.level));
1199 assert(templ->u.tex.last_layer <= util_max_layer(texture, templ->u.tex.level));
1200
1201 pipe_reference_init(&surface->base.reference, 1);
1202 pipe_resource_reference(&surface->base.texture, texture);
1203 surface->base.context = pipe;
1204 surface->base.format = templ->format;
1205 surface->base.width = width;
1206 surface->base.height = height;
1207 surface->base.u = templ->u;
1208 return &surface->base;
1209 }
1210
1211 static struct pipe_surface *r600_create_surface(struct pipe_context *pipe,
1212 struct pipe_resource *tex,
1213 const struct pipe_surface *templ)
1214 {
1215 unsigned level = templ->u.tex.level;
1216
1217 return r600_create_surface_custom(pipe, tex, templ,
1218 u_minify(tex->width0, level),
1219 u_minify(tex->height0, level));
1220 }
1221
1222 static void r600_surface_destroy(struct pipe_context *pipe,
1223 struct pipe_surface *surface)
1224 {
1225 struct r600_surface *surf = (struct r600_surface*)surface;
1226 pipe_resource_reference((struct pipe_resource**)&surf->cb_buffer_fmask, NULL);
1227 pipe_resource_reference((struct pipe_resource**)&surf->cb_buffer_cmask, NULL);
1228 pipe_resource_reference(&surface->texture, NULL);
1229 FREE(surface);
1230 }
1231
1232 unsigned r600_translate_colorswap(enum pipe_format format)
1233 {
1234 const struct util_format_description *desc = util_format_description(format);
1235
1236 #define HAS_SWIZZLE(chan,swz) (desc->swizzle[chan] == UTIL_FORMAT_SWIZZLE_##swz)
1237
1238 if (format == PIPE_FORMAT_R11G11B10_FLOAT) /* isn't plain */
1239 return V_0280A0_SWAP_STD;
1240
1241 if (desc->layout != UTIL_FORMAT_LAYOUT_PLAIN)
1242 return ~0U;
1243
1244 switch (desc->nr_channels) {
1245 case 1:
1246 if (HAS_SWIZZLE(0,X))
1247 return V_0280A0_SWAP_STD; /* X___ */
1248 else if (HAS_SWIZZLE(3,X))
1249 return V_0280A0_SWAP_ALT_REV; /* ___X */
1250 break;
1251 case 2:
1252 if ((HAS_SWIZZLE(0,X) && HAS_SWIZZLE(1,Y)) ||
1253 (HAS_SWIZZLE(0,X) && HAS_SWIZZLE(1,NONE)) ||
1254 (HAS_SWIZZLE(0,NONE) && HAS_SWIZZLE(1,Y)))
1255 return V_0280A0_SWAP_STD; /* XY__ */
1256 else if ((HAS_SWIZZLE(0,Y) && HAS_SWIZZLE(1,X)) ||
1257 (HAS_SWIZZLE(0,Y) && HAS_SWIZZLE(1,NONE)) ||
1258 (HAS_SWIZZLE(0,NONE) && HAS_SWIZZLE(1,X)))
1259 return V_0280A0_SWAP_STD_REV; /* YX__ */
1260 else if (HAS_SWIZZLE(0,X) && HAS_SWIZZLE(3,Y))
1261 return V_0280A0_SWAP_ALT; /* X__Y */
1262 else if (HAS_SWIZZLE(0,Y) && HAS_SWIZZLE(3,X))
1263 return V_0280A0_SWAP_ALT_REV; /* Y__X */
1264 break;
1265 case 3:
1266 if (HAS_SWIZZLE(0,X))
1267 return V_0280A0_SWAP_STD; /* XYZ */
1268 else if (HAS_SWIZZLE(0,Z))
1269 return V_0280A0_SWAP_STD_REV; /* ZYX */
1270 break;
1271 case 4:
1272 /* check the middle channels, the 1st and 4th channel can be NONE */
1273 if (HAS_SWIZZLE(1,Y) && HAS_SWIZZLE(2,Z))
1274 return V_0280A0_SWAP_STD; /* XYZW */
1275 else if (HAS_SWIZZLE(1,Z) && HAS_SWIZZLE(2,Y))
1276 return V_0280A0_SWAP_STD_REV; /* WZYX */
1277 else if (HAS_SWIZZLE(1,Y) && HAS_SWIZZLE(2,X))
1278 return V_0280A0_SWAP_ALT; /* ZYXW */
1279 else if (HAS_SWIZZLE(1,X) && HAS_SWIZZLE(2,Y))
1280 return V_0280A0_SWAP_ALT_REV; /* WXYZ */
1281 break;
1282 }
1283 return ~0U;
1284 }
1285
1286 static void evergreen_set_clear_color(struct r600_texture *rtex,
1287 enum pipe_format surface_format,
1288 const union pipe_color_union *color)
1289 {
1290 union util_color uc;
1291
1292 memset(&uc, 0, sizeof(uc));
1293
1294 if (util_format_is_pure_uint(surface_format)) {
1295 util_format_write_4ui(surface_format, color->ui, 0, &uc, 0, 0, 0, 1, 1);
1296 } else if (util_format_is_pure_sint(surface_format)) {
1297 util_format_write_4i(surface_format, color->i, 0, &uc, 0, 0, 0, 1, 1);
1298 } else {
1299 util_pack_color(color->f, surface_format, &uc);
1300 }
1301
1302 memcpy(rtex->color_clear_value, &uc, 2 * sizeof(uint32_t));
1303 }
1304
1305 static void vi_get_fast_clear_parameters(enum pipe_format surface_format,
1306 const union pipe_color_union *color,
1307 uint32_t* reset_value,
1308 bool* clear_words_needed)
1309 {
1310 bool values[4] = {};
1311 int i;
1312 bool main_value = false;
1313 bool extra_value = false;
1314 int extra_channel;
1315 const struct util_format_description *desc = util_format_description(surface_format);
1316
1317 *clear_words_needed = true;
1318 *reset_value = 0x20202020U;
1319
1320 /* If we want to clear without needing a fast clear eliminate step, we
1321 * can set each channel to 0 or 1 (or 0/max for integer formats). We
1322 * have two sets of flags, one for the last or first channel(extra) and
1323 * one for the other channels(main).
1324 */
1325
1326 if (surface_format == PIPE_FORMAT_R11G11B10_FLOAT ||
1327 surface_format == PIPE_FORMAT_B5G6R5_UNORM ||
1328 surface_format == PIPE_FORMAT_B5G6R5_SRGB) {
1329 extra_channel = -1;
1330 } else if (desc->layout == UTIL_FORMAT_LAYOUT_PLAIN) {
1331 if(r600_translate_colorswap(surface_format) <= 1)
1332 extra_channel = desc->nr_channels - 1;
1333 else
1334 extra_channel = 0;
1335 } else
1336 return;
1337
1338 for (i = 0; i < 4; ++i) {
1339 int index = desc->swizzle[i] - UTIL_FORMAT_SWIZZLE_X;
1340
1341 if (desc->swizzle[i] < UTIL_FORMAT_SWIZZLE_X ||
1342 desc->swizzle[i] > UTIL_FORMAT_SWIZZLE_W)
1343 continue;
1344
1345 if (util_format_is_pure_sint(surface_format)) {
1346 values[i] = color->i[i] != 0;
1347 if (color->i[i] != 0 && color->i[i] != INT32_MAX)
1348 return;
1349 } else if (util_format_is_pure_uint(surface_format)) {
1350 values[i] = color->ui[i] != 0U;
1351 if (color->ui[i] != 0U && color->ui[i] != UINT32_MAX)
1352 return;
1353 } else {
1354 values[i] = color->f[i] != 0.0F;
1355 if (color->f[i] != 0.0F && color->f[i] != 1.0F)
1356 return;
1357 }
1358
1359 if (index == extra_channel)
1360 extra_value = values[i];
1361 else
1362 main_value = values[i];
1363 }
1364
1365 for (int i = 0; i < 4; ++i)
1366 if (values[i] != main_value &&
1367 desc->swizzle[i] - UTIL_FORMAT_SWIZZLE_X != extra_channel &&
1368 desc->swizzle[i] >= UTIL_FORMAT_SWIZZLE_X &&
1369 desc->swizzle[i] <= UTIL_FORMAT_SWIZZLE_W)
1370 return;
1371
1372 *clear_words_needed = false;
1373 if (main_value)
1374 *reset_value |= 0x80808080U;
1375
1376 if (extra_value)
1377 *reset_value |= 0x40404040U;
1378 }
1379
1380 void evergreen_do_fast_color_clear(struct r600_common_context *rctx,
1381 struct pipe_framebuffer_state *fb,
1382 struct r600_atom *fb_state,
1383 unsigned *buffers, unsigned *dirty_cbufs,
1384 const union pipe_color_union *color)
1385 {
1386 int i;
1387
1388 if (rctx->render_cond)
1389 return;
1390
1391 for (i = 0; i < fb->nr_cbufs; i++) {
1392 struct r600_texture *tex;
1393 unsigned clear_bit = PIPE_CLEAR_COLOR0 << i;
1394
1395 if (!fb->cbufs[i])
1396 continue;
1397
1398 /* if this colorbuffer is not being cleared */
1399 if (!(*buffers & clear_bit))
1400 continue;
1401
1402 tex = (struct r600_texture *)fb->cbufs[i]->texture;
1403
1404 /* 128-bit formats are unusupported */
1405 if (util_format_get_blocksizebits(fb->cbufs[i]->format) > 64) {
1406 continue;
1407 }
1408
1409 /* the clear is allowed if all layers are bound */
1410 if (fb->cbufs[i]->u.tex.first_layer != 0 ||
1411 fb->cbufs[i]->u.tex.last_layer != util_max_layer(&tex->resource.b.b, 0)) {
1412 continue;
1413 }
1414
1415 /* cannot clear mipmapped textures */
1416 if (fb->cbufs[i]->texture->last_level != 0) {
1417 continue;
1418 }
1419
1420 /* only supported on tiled surfaces */
1421 if (tex->surface.level[0].mode < RADEON_SURF_MODE_1D) {
1422 continue;
1423 }
1424
1425 /* fast color clear with 1D tiling doesn't work on old kernels and CIK */
1426 if (tex->surface.level[0].mode == RADEON_SURF_MODE_1D &&
1427 rctx->chip_class >= CIK &&
1428 rctx->screen->info.drm_major == 2 &&
1429 rctx->screen->info.drm_minor < 38) {
1430 continue;
1431 }
1432
1433 if (tex->dcc_buffer) {
1434 uint32_t reset_value;
1435 bool clear_words_needed;
1436
1437 if (rctx->screen->debug_flags & DBG_NO_DCC_CLEAR)
1438 continue;
1439
1440 vi_get_fast_clear_parameters(fb->cbufs[i]->format, color, &reset_value, &clear_words_needed);
1441
1442 rctx->clear_buffer(&rctx->b, &tex->dcc_buffer->b.b,
1443 0, tex->surface.dcc_size, reset_value, true);
1444
1445 if (clear_words_needed)
1446 tex->dirty_level_mask |= 1 << fb->cbufs[i]->u.tex.level;
1447 } else {
1448 /* ensure CMASK is enabled */
1449 r600_texture_alloc_cmask_separate(rctx->screen, tex);
1450 if (tex->cmask.size == 0) {
1451 continue;
1452 }
1453
1454 /* Do the fast clear. */
1455 rctx->clear_buffer(&rctx->b, &tex->cmask_buffer->b.b,
1456 tex->cmask.offset, tex->cmask.size, 0, true);
1457
1458 tex->dirty_level_mask |= 1 << fb->cbufs[i]->u.tex.level;
1459 }
1460
1461 evergreen_set_clear_color(tex, fb->cbufs[i]->format, color);
1462
1463 if (dirty_cbufs)
1464 *dirty_cbufs |= 1 << i;
1465 rctx->set_atom_dirty(rctx, fb_state, true);
1466 *buffers &= ~clear_bit;
1467 }
1468 }
1469
1470 void r600_init_screen_texture_functions(struct r600_common_screen *rscreen)
1471 {
1472 rscreen->b.resource_from_handle = r600_texture_from_handle;
1473 rscreen->b.resource_get_handle = r600_texture_get_handle;
1474 }
1475
1476 void r600_init_context_texture_functions(struct r600_common_context *rctx)
1477 {
1478 rctx->b.create_surface = r600_create_surface;
1479 rctx->b.surface_destroy = r600_surface_destroy;
1480 }