2 * Copyright 2011 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
20 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
23 * Authors: Tom Stellard <thomas.stellard@amd.com>
26 #include "radeon_llvm.h"
28 #include "gallivm/lp_bld_const.h"
29 #include "gallivm/lp_bld_gather.h"
30 #include "gallivm/lp_bld_flow.h"
31 #include "gallivm/lp_bld_init.h"
32 #include "gallivm/lp_bld_intr.h"
33 #include "gallivm/lp_bld_swizzle.h"
34 #include "tgsi/tgsi_info.h"
35 #include "tgsi/tgsi_parse.h"
36 #include "util/u_math.h"
37 #include "util/u_memory.h"
38 #include "util/u_debug.h"
40 #include <llvm-c/Core.h>
41 #include <llvm-c/Transforms/Scalar.h>
43 static struct radeon_llvm_loop
* get_current_loop(struct radeon_llvm_context
* ctx
)
45 return ctx
->loop_depth
> 0 ? ctx
->loop
+ (ctx
->loop_depth
- 1) : NULL
;
48 static struct radeon_llvm_branch
* get_current_branch(
49 struct radeon_llvm_context
* ctx
)
51 return ctx
->branch_depth
> 0 ?
52 ctx
->branch
+ (ctx
->branch_depth
- 1) : NULL
;
55 unsigned radeon_llvm_reg_index_soa(unsigned index
, unsigned chan
)
57 return (index
* 4) + chan
;
60 static LLVMValueRef
emit_swizzle(
61 struct lp_build_tgsi_context
* bld_base
,
68 LLVMValueRef swizzles
[4];
70 LLVMInt32TypeInContext(bld_base
->base
.gallivm
->context
);
72 swizzles
[0] = LLVMConstInt(i32t
, swizzle_x
, 0);
73 swizzles
[1] = LLVMConstInt(i32t
, swizzle_y
, 0);
74 swizzles
[2] = LLVMConstInt(i32t
, swizzle_z
, 0);
75 swizzles
[3] = LLVMConstInt(i32t
, swizzle_w
, 0);
77 return LLVMBuildShuffleVector(bld_base
->base
.gallivm
->builder
,
79 LLVMGetUndef(LLVMTypeOf(value
)),
80 LLVMConstVector(swizzles
, 4), "");
85 struct lp_build_tgsi_soa_context
*bld
,
86 const struct tgsi_full_src_register
*reg
,
89 struct gallivm_state
* gallivm
= bld
->bld_base
.base
.gallivm
;
91 LLVMValueRef addr
= LLVMBuildLoad(gallivm
->builder
,
92 bld
->addr
[reg
->Indirect
.Index
][swizzle
], "");
93 LLVMValueRef offset
= lp_build_const_int32(gallivm
, reg
->Register
.Index
);
94 LLVMValueRef hw_index
= LLVMBuildAdd(gallivm
->builder
, addr
, offset
, "");
95 LLVMValueRef soa_index
= LLVMBuildMul(gallivm
->builder
, hw_index
,
96 lp_build_const_int32(gallivm
, 4), "");
97 LLVMValueRef array_index
= LLVMBuildAdd(gallivm
->builder
, soa_index
,
98 lp_build_const_int32(gallivm
, swizzle
), "");
104 emit_fetch_immediate(
105 struct lp_build_tgsi_context
*bld_base
,
106 const struct tgsi_full_src_register
*reg
,
107 enum tgsi_opcode_type type
,
111 LLVMContextRef ctx
= bld_base
->base
.gallivm
->context
;
114 case TGSI_TYPE_UNSIGNED
:
115 case TGSI_TYPE_SIGNED
:
116 ctype
= LLVMInt32TypeInContext(ctx
);
118 case TGSI_TYPE_UNTYPED
:
119 case TGSI_TYPE_FLOAT
:
120 ctype
= LLVMFloatTypeInContext(ctx
);
127 struct lp_build_tgsi_soa_context
*bld
= lp_soa_context(bld_base
);
128 return LLVMConstBitCast(bld
->immediates
[reg
->Register
.Index
][swizzle
], ctype
);
133 struct lp_build_tgsi_context
*bld_base
,
134 const struct tgsi_full_src_register
*reg
,
135 enum tgsi_opcode_type type
,
138 struct radeon_llvm_context
* ctx
= radeon_llvm_context(bld_base
);
140 LLVMValueRef values
[TGSI_NUM_CHANNELS
] = {};
142 for (chan
= 0; chan
< TGSI_NUM_CHANNELS
; chan
++) {
143 values
[chan
] = ctx
->inputs
[radeon_llvm_reg_index_soa(
144 reg
->Register
.Index
, chan
)];
146 return lp_build_gather_values(bld_base
->base
.gallivm
, values
,
149 return bitcast(bld_base
, type
, ctx
->inputs
[radeon_llvm_reg_index_soa(reg
->Register
.Index
, swizzle
)]);
154 emit_fetch_temporary(
155 struct lp_build_tgsi_context
*bld_base
,
156 const struct tgsi_full_src_register
*reg
,
157 enum tgsi_opcode_type type
,
160 struct lp_build_tgsi_soa_context
*bld
= lp_soa_context(bld_base
);
161 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
163 LLVMValueRef values
[TGSI_NUM_CHANNELS
] = {};
165 for (chan
= 0; chan
< TGSI_NUM_CHANNELS
; chan
++) {
166 values
[chan
] = emit_fetch_temporary(bld_base
, reg
, type
, chan
);
168 return lp_build_gather_values(bld_base
->base
.gallivm
, values
,
172 if (reg
->Register
.Indirect
) {
173 LLVMValueRef array_index
= emit_array_index(bld
, reg
, swizzle
);
174 LLVMValueRef ptr
= LLVMBuildGEP(builder
, bld
->temps_array
, &array_index
,
176 return LLVMBuildLoad(builder
, ptr
, "");
178 LLVMValueRef temp_ptr
;
179 temp_ptr
= lp_get_temp_ptr_soa(bld
, reg
->Register
.Index
, swizzle
);
180 return bitcast(bld_base
,type
,LLVMBuildLoad(builder
, temp_ptr
, ""));
186 struct lp_build_tgsi_context
*bld_base
,
187 const struct tgsi_full_src_register
*reg
,
188 enum tgsi_opcode_type type
,
191 struct lp_build_tgsi_soa_context
*bld
= lp_soa_context(bld_base
);
192 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
193 if (reg
->Register
.Indirect
) {
194 LLVMValueRef array_index
= emit_array_index(bld
, reg
, swizzle
);
195 LLVMValueRef ptr
= LLVMBuildGEP(builder
, bld
->outputs_array
, &array_index
,
197 return LLVMBuildLoad(builder
, ptr
, "");
199 LLVMValueRef temp_ptr
;
200 temp_ptr
= lp_get_output_ptr(bld
, reg
->Register
.Index
, swizzle
);
201 return LLVMBuildLoad(builder
, temp_ptr
, "");
205 static void emit_declaration(
206 struct lp_build_tgsi_context
* bld_base
,
207 const struct tgsi_full_declaration
*decl
)
209 struct radeon_llvm_context
* ctx
= radeon_llvm_context(bld_base
);
210 switch(decl
->Declaration
.File
) {
211 case TGSI_FILE_ADDRESS
:
214 for (idx
= decl
->Range
.First
; idx
<= decl
->Range
.Last
; idx
++) {
216 for (chan
= 0; chan
< TGSI_NUM_CHANNELS
; chan
++) {
217 ctx
->soa
.addr
[idx
][chan
] = lp_build_alloca(
219 ctx
->soa
.bld_base
.uint_bld
.elem_type
, "");
225 case TGSI_FILE_TEMPORARY
:
226 lp_emit_declaration_soa(bld_base
, decl
);
229 case TGSI_FILE_INPUT
:
232 for (idx
= decl
->Range
.First
; idx
<= decl
->Range
.Last
; idx
++) {
233 ctx
->load_input(ctx
, idx
, decl
);
238 case TGSI_FILE_SYSTEM_VALUE
:
241 for (idx
= decl
->Range
.First
; idx
<= decl
->Range
.Last
; idx
++) {
242 ctx
->load_system_value(ctx
, idx
, decl
);
247 case TGSI_FILE_OUTPUT
:
250 for (idx
= decl
->Range
.First
; idx
<= decl
->Range
.Last
; idx
++) {
252 assert(idx
< RADEON_LLVM_MAX_OUTPUTS
);
253 for (chan
= 0; chan
< TGSI_NUM_CHANNELS
; chan
++) {
254 ctx
->soa
.outputs
[idx
][chan
] = lp_build_alloca(&ctx
->gallivm
,
255 ctx
->soa
.bld_base
.base
.elem_type
, "");
259 ctx
->output_reg_count
= MAX2(ctx
->output_reg_count
,
260 decl
->Range
.Last
+ 1);
271 struct lp_build_tgsi_context
* bld_base
,
272 const struct tgsi_full_instruction
* inst
,
273 const struct tgsi_opcode_info
* info
,
276 struct lp_build_tgsi_soa_context
*bld
= lp_soa_context(bld_base
);
277 struct gallivm_state
*gallivm
= bld
->bld_base
.base
.gallivm
;
278 struct lp_build_context base
= bld
->bld_base
.base
;
279 const struct tgsi_full_dst_register
*reg
= &inst
->Dst
[0];
280 LLVMBuilderRef builder
= bld
->bld_base
.base
.gallivm
->builder
;
281 LLVMValueRef temp_ptr
;
282 unsigned chan
, chan_index
;
283 boolean is_vec_store
= FALSE
;
285 LLVMTypeKind k
= LLVMGetTypeKind(LLVMTypeOf(dst
[0]));
286 is_vec_store
= (k
== LLVMVectorTypeKind
);
290 LLVMValueRef values
[4] = {};
291 TGSI_FOR_EACH_DST0_ENABLED_CHANNEL(inst
, chan
) {
292 LLVMValueRef index
= lp_build_const_int32(gallivm
, chan
);
293 values
[chan
] = LLVMBuildExtractElement(gallivm
->builder
,
296 bld_base
->emit_store(bld_base
, inst
, info
, values
);
300 TGSI_FOR_EACH_DST0_ENABLED_CHANNEL( inst
, chan_index
) {
301 LLVMValueRef value
= dst
[chan_index
];
303 if (inst
->Instruction
.Saturate
!= TGSI_SAT_NONE
) {
304 struct lp_build_emit_data clamp_emit_data
;
306 memset(&clamp_emit_data
, 0, sizeof(clamp_emit_data
));
307 clamp_emit_data
.arg_count
= 3;
308 clamp_emit_data
.args
[0] = value
;
309 clamp_emit_data
.args
[2] = base
.one
;
311 switch(inst
->Instruction
.Saturate
) {
312 case TGSI_SAT_ZERO_ONE
:
313 clamp_emit_data
.args
[1] = base
.zero
;
315 case TGSI_SAT_MINUS_PLUS_ONE
:
316 clamp_emit_data
.args
[1] = LLVMConstReal(
317 base
.elem_type
, -1.0f
);
322 value
= lp_build_emit_llvm(bld_base
, TGSI_OPCODE_CLAMP
,
326 switch(reg
->Register
.File
) {
327 case TGSI_FILE_OUTPUT
:
328 temp_ptr
= bld
->outputs
[reg
->Register
.Index
][chan_index
];
331 case TGSI_FILE_TEMPORARY
:
332 temp_ptr
= lp_get_temp_ptr_soa(bld
, reg
->Register
.Index
, chan_index
);
339 value
= bitcast(bld_base
, TGSI_TYPE_FLOAT
, value
);
341 LLVMBuildStore(builder
, value
, temp_ptr
);
345 static void bgnloop_emit(
346 const struct lp_build_tgsi_action
* action
,
347 struct lp_build_tgsi_context
* bld_base
,
348 struct lp_build_emit_data
* emit_data
)
350 struct radeon_llvm_context
* ctx
= radeon_llvm_context(bld_base
);
351 struct gallivm_state
* gallivm
= bld_base
->base
.gallivm
;
352 LLVMBasicBlockRef loop_block
;
353 LLVMBasicBlockRef endloop_block
;
354 endloop_block
= LLVMAppendBasicBlockInContext(gallivm
->context
,
355 ctx
->main_fn
, "ENDLOOP");
356 loop_block
= LLVMInsertBasicBlockInContext(gallivm
->context
,
357 endloop_block
, "LOOP");
358 LLVMBuildBr(gallivm
->builder
, loop_block
);
359 LLVMPositionBuilderAtEnd(gallivm
->builder
, loop_block
);
361 ctx
->loop
[ctx
->loop_depth
- 1].loop_block
= loop_block
;
362 ctx
->loop
[ctx
->loop_depth
- 1].endloop_block
= endloop_block
;
365 static void brk_emit(
366 const struct lp_build_tgsi_action
* action
,
367 struct lp_build_tgsi_context
* bld_base
,
368 struct lp_build_emit_data
* emit_data
)
370 struct radeon_llvm_context
* ctx
= radeon_llvm_context(bld_base
);
371 struct gallivm_state
* gallivm
= bld_base
->base
.gallivm
;
372 struct radeon_llvm_loop
* current_loop
= get_current_loop(ctx
);
374 LLVMBuildBr(gallivm
->builder
, current_loop
->endloop_block
);
377 static void cont_emit(
378 const struct lp_build_tgsi_action
* action
,
379 struct lp_build_tgsi_context
* bld_base
,
380 struct lp_build_emit_data
* emit_data
)
382 struct radeon_llvm_context
* ctx
= radeon_llvm_context(bld_base
);
383 struct gallivm_state
* gallivm
= bld_base
->base
.gallivm
;
384 struct radeon_llvm_loop
* current_loop
= get_current_loop(ctx
);
386 LLVMBuildBr(gallivm
->builder
, current_loop
->loop_block
);
389 static void else_emit(
390 const struct lp_build_tgsi_action
* action
,
391 struct lp_build_tgsi_context
* bld_base
,
392 struct lp_build_emit_data
* emit_data
)
394 struct radeon_llvm_context
* ctx
= radeon_llvm_context(bld_base
);
395 struct gallivm_state
* gallivm
= bld_base
->base
.gallivm
;
396 struct radeon_llvm_branch
* current_branch
= get_current_branch(ctx
);
397 LLVMBasicBlockRef current_block
= LLVMGetInsertBlock(gallivm
->builder
);
399 /* We need to add a terminator to the current block if the previous
400 * instruction was an ENDIF.Example:
413 if (current_block
!= current_branch
->if_block
) {
414 LLVMBuildBr(gallivm
->builder
, current_branch
->endif_block
);
416 if (!LLVMGetBasicBlockTerminator(current_branch
->if_block
)) {
417 LLVMBuildBr(gallivm
->builder
, current_branch
->endif_block
);
419 current_branch
->has_else
= 1;
420 LLVMPositionBuilderAtEnd(gallivm
->builder
, current_branch
->else_block
);
423 static void endif_emit(
424 const struct lp_build_tgsi_action
* action
,
425 struct lp_build_tgsi_context
* bld_base
,
426 struct lp_build_emit_data
* emit_data
)
428 struct radeon_llvm_context
* ctx
= radeon_llvm_context(bld_base
);
429 struct gallivm_state
* gallivm
= bld_base
->base
.gallivm
;
430 struct radeon_llvm_branch
* current_branch
= get_current_branch(ctx
);
431 LLVMBasicBlockRef current_block
= LLVMGetInsertBlock(gallivm
->builder
);
433 /* If we have consecutive ENDIF instructions, then the first ENDIF
434 * will not have a terminator, so we need to add one. */
435 if (current_block
!= current_branch
->if_block
436 && current_block
!= current_branch
->else_block
437 && !LLVMGetBasicBlockTerminator(current_block
)) {
439 LLVMBuildBr(gallivm
->builder
, current_branch
->endif_block
);
441 if (!LLVMGetBasicBlockTerminator(current_branch
->else_block
)) {
442 LLVMPositionBuilderAtEnd(gallivm
->builder
, current_branch
->else_block
);
443 LLVMBuildBr(gallivm
->builder
, current_branch
->endif_block
);
446 if (!LLVMGetBasicBlockTerminator(current_branch
->if_block
)) {
447 LLVMPositionBuilderAtEnd(gallivm
->builder
, current_branch
->if_block
);
448 LLVMBuildBr(gallivm
->builder
, current_branch
->endif_block
);
451 LLVMPositionBuilderAtEnd(gallivm
->builder
, current_branch
->endif_block
);
455 static void endloop_emit(
456 const struct lp_build_tgsi_action
* action
,
457 struct lp_build_tgsi_context
* bld_base
,
458 struct lp_build_emit_data
* emit_data
)
460 struct radeon_llvm_context
* ctx
= radeon_llvm_context(bld_base
);
461 struct gallivm_state
* gallivm
= bld_base
->base
.gallivm
;
462 struct radeon_llvm_loop
* current_loop
= get_current_loop(ctx
);
464 if (!LLVMGetBasicBlockTerminator(LLVMGetInsertBlock(gallivm
->builder
))) {
465 LLVMBuildBr(gallivm
->builder
, current_loop
->loop_block
);
468 LLVMPositionBuilderAtEnd(gallivm
->builder
, current_loop
->endloop_block
);
473 const struct lp_build_tgsi_action
* action
,
474 struct lp_build_tgsi_context
* bld_base
,
475 struct lp_build_emit_data
* emit_data
)
477 struct radeon_llvm_context
* ctx
= radeon_llvm_context(bld_base
);
478 struct gallivm_state
* gallivm
= bld_base
->base
.gallivm
;
480 LLVMBasicBlockRef if_block
, else_block
, endif_block
;
482 cond
= LLVMBuildICmp(gallivm
->builder
, LLVMIntNE
,
483 bitcast(bld_base
, TGSI_TYPE_UNSIGNED
, emit_data
->args
[0]),
484 bld_base
->int_bld
.zero
, "");
486 endif_block
= LLVMAppendBasicBlockInContext(gallivm
->context
,
487 ctx
->main_fn
, "ENDIF");
488 if_block
= LLVMInsertBasicBlockInContext(gallivm
->context
,
490 else_block
= LLVMInsertBasicBlockInContext(gallivm
->context
,
491 endif_block
, "ELSE");
492 LLVMBuildCondBr(gallivm
->builder
, cond
, if_block
, else_block
);
493 LLVMPositionBuilderAtEnd(gallivm
->builder
, if_block
);
496 ctx
->branch
[ctx
->branch_depth
- 1].endif_block
= endif_block
;
497 ctx
->branch
[ctx
->branch_depth
- 1].if_block
= if_block
;
498 ctx
->branch
[ctx
->branch_depth
- 1].else_block
= else_block
;
499 ctx
->branch
[ctx
->branch_depth
- 1].has_else
= 0;
502 static void kil_emit(
503 const struct lp_build_tgsi_action
* action
,
504 struct lp_build_tgsi_context
* bld_base
,
505 struct lp_build_emit_data
* emit_data
)
508 for (i
= 0; i
< emit_data
->arg_count
; i
++) {
509 emit_data
->output
[i
] = lp_build_intrinsic_unary(
510 bld_base
->base
.gallivm
->builder
,
512 emit_data
->dst_type
, emit_data
->args
[i
]);
517 void radeon_llvm_emit_prepare_cube_coords(
518 struct lp_build_tgsi_context
* bld_base
,
522 boolean shadowcube
= (target
== TGSI_TEXTURE_SHADOWCUBE
);
523 struct gallivm_state
* gallivm
= bld_base
->base
.gallivm
;
524 LLVMBuilderRef builder
= gallivm
->builder
;
525 LLVMTypeRef type
= bld_base
->base
.elem_type
;
526 LLVMValueRef coords
[4];
527 LLVMValueRef mad_args
[3];
530 LLVMValueRef v
= build_intrinsic(builder
, "llvm.AMDGPU.cube",
531 LLVMVectorType(type
, 4),
532 arg
, 1, LLVMReadNoneAttribute
);
534 /* save src.w for shadow cube */
535 cnt
= shadowcube
? 3 : 4;
537 for (i
= 0; i
< cnt
; ++i
) {
538 LLVMValueRef idx
= lp_build_const_int32(gallivm
, i
);
539 coords
[i
] = LLVMBuildExtractElement(builder
, v
, idx
, "");
542 coords
[2] = build_intrinsic(builder
, "fabs",
543 type
, &coords
[2], 1, LLVMReadNoneAttribute
);
544 coords
[2] = lp_build_emit_llvm_unary(bld_base
, TGSI_OPCODE_RCP
, coords
[2]);
546 mad_args
[1] = coords
[2];
547 mad_args
[2] = LLVMConstReal(type
, 1.5);
549 mad_args
[0] = coords
[0];
550 coords
[0] = lp_build_emit_llvm_ternary(bld_base
, TGSI_OPCODE_MAD
,
551 mad_args
[0], mad_args
[1], mad_args
[2]);
553 mad_args
[0] = coords
[1];
554 coords
[1] = lp_build_emit_llvm_ternary(bld_base
, TGSI_OPCODE_MAD
,
555 mad_args
[0], mad_args
[1], mad_args
[2]);
557 /* apply yxwy swizzle to cooords */
558 coords
[2] = coords
[3];
559 coords
[3] = coords
[1];
560 coords
[1] = coords
[0];
561 coords
[0] = coords
[3];
563 *arg
= lp_build_gather_values(bld_base
->base
.gallivm
, coords
, 4);
566 static void txd_fetch_args(
567 struct lp_build_tgsi_context
* bld_base
,
568 struct lp_build_emit_data
* emit_data
)
570 const struct tgsi_full_instruction
* inst
= emit_data
->inst
;
572 LLVMValueRef coords
[4];
574 for (src
= 0; src
< 3; src
++) {
575 for (chan
= 0; chan
< 4; chan
++)
576 coords
[chan
] = lp_build_emit_fetch(bld_base
, inst
, src
, chan
);
578 emit_data
->args
[src
] = lp_build_gather_values(bld_base
->base
.gallivm
,
581 emit_data
->arg_count
= 3;
582 emit_data
->dst_type
= LLVMVectorType(bld_base
->base
.elem_type
, 4);
586 static void txp_fetch_args(
587 struct lp_build_tgsi_context
* bld_base
,
588 struct lp_build_emit_data
* emit_data
)
590 const struct tgsi_full_instruction
* inst
= emit_data
->inst
;
593 LLVMValueRef coords
[4];
595 emit_data
->dst_type
= LLVMVectorType(bld_base
->base
.elem_type
, 4);
596 src_w
= lp_build_emit_fetch(bld_base
, emit_data
->inst
, 0, TGSI_CHAN_W
);
598 for (chan
= 0; chan
< 3; chan
++ ) {
599 LLVMValueRef arg
= lp_build_emit_fetch(bld_base
,
600 emit_data
->inst
, 0, chan
);
601 coords
[chan
] = lp_build_emit_llvm_binary(bld_base
,
602 TGSI_OPCODE_DIV
, arg
, src_w
);
604 coords
[3] = bld_base
->base
.one
;
605 emit_data
->args
[0] = lp_build_gather_values(bld_base
->base
.gallivm
,
607 emit_data
->arg_count
= 1;
609 if ((inst
->Texture
.Texture
== TGSI_TEXTURE_CUBE
||
610 inst
->Texture
.Texture
== TGSI_TEXTURE_SHADOWCUBE
) &&
611 inst
->Instruction
.Opcode
!= TGSI_OPCODE_TXQ
) {
612 radeon_llvm_emit_prepare_cube_coords(bld_base
, &emit_data
->args
[0],
613 inst
->Texture
.Texture
);
617 static void tex_fetch_args(
618 struct lp_build_tgsi_context
* bld_base
,
619 struct lp_build_emit_data
* emit_data
)
621 /* XXX: lp_build_swizzle_aos() was failing with wrong arg types,
622 * when we used CHAN_ALL. We should be able to get this to work,
623 * but for now we will swizzle it ourselves
624 emit_data->args[0] = lp_build_emit_fetch(bld_base, emit_data->inst,
629 const struct tgsi_full_instruction
* inst
= emit_data
->inst
;
631 LLVMValueRef coords
[4];
633 for (chan
= 0; chan
< 4; chan
++) {
634 coords
[chan
] = lp_build_emit_fetch(bld_base
, inst
, 0, chan
);
637 emit_data
->arg_count
= 1;
638 emit_data
->args
[0] = lp_build_gather_values(bld_base
->base
.gallivm
,
640 emit_data
->dst_type
= LLVMVectorType(bld_base
->base
.elem_type
, 4);
642 if ((inst
->Texture
.Texture
== TGSI_TEXTURE_CUBE
||
643 inst
->Texture
.Texture
== TGSI_TEXTURE_SHADOWCUBE
) &&
644 inst
->Instruction
.Opcode
!= TGSI_OPCODE_TXQ
) {
645 radeon_llvm_emit_prepare_cube_coords(bld_base
, &emit_data
->args
[0],
646 inst
->Texture
.Texture
);
650 static void txf_fetch_args(
651 struct lp_build_tgsi_context
* bld_base
,
652 struct lp_build_emit_data
* emit_data
)
654 const struct tgsi_full_instruction
* inst
= emit_data
->inst
;
655 struct lp_build_tgsi_soa_context
*bld
= lp_soa_context(bld_base
);
656 const struct tgsi_texture_offset
* off
= inst
->TexOffsets
;
657 LLVMTypeRef offset_type
= bld_base
->int_bld
.elem_type
;
659 /* fetch tex coords */
660 tex_fetch_args(bld_base
, emit_data
);
662 /* fetch tex offsets */
663 if (inst
->Texture
.NumOffsets
) {
664 assert(inst
->Texture
.NumOffsets
== 1);
666 emit_data
->args
[1] = LLVMConstBitCast(
667 bld
->immediates
[off
->Index
][off
->SwizzleX
],
669 emit_data
->args
[2] = LLVMConstBitCast(
670 bld
->immediates
[off
->Index
][off
->SwizzleY
],
672 emit_data
->args
[3] = LLVMConstBitCast(
673 bld
->immediates
[off
->Index
][off
->SwizzleZ
],
676 emit_data
->args
[1] = bld_base
->int_bld
.zero
;
677 emit_data
->args
[2] = bld_base
->int_bld
.zero
;
678 emit_data
->args
[3] = bld_base
->int_bld
.zero
;
681 emit_data
->arg_count
= 4;
684 static void emit_icmp(
685 const struct lp_build_tgsi_action
* action
,
686 struct lp_build_tgsi_context
* bld_base
,
687 struct lp_build_emit_data
* emit_data
)
690 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
691 LLVMContextRef context
= bld_base
->base
.gallivm
->context
;
693 switch (emit_data
->inst
->Instruction
.Opcode
) {
694 case TGSI_OPCODE_USEQ
: pred
= LLVMIntEQ
; break;
695 case TGSI_OPCODE_USNE
: pred
= LLVMIntNE
; break;
696 case TGSI_OPCODE_USGE
: pred
= LLVMIntUGE
; break;
697 case TGSI_OPCODE_USLT
: pred
= LLVMIntULT
; break;
698 case TGSI_OPCODE_ISGE
: pred
= LLVMIntSGE
; break;
699 case TGSI_OPCODE_ISLT
: pred
= LLVMIntSLT
; break;
701 assert(!"unknown instruction");
704 LLVMValueRef v
= LLVMBuildICmp(builder
, pred
,
705 emit_data
->args
[0], emit_data
->args
[1],"");
707 v
= LLVMBuildSExtOrBitCast(builder
, v
,
708 LLVMInt32TypeInContext(context
), "");
710 emit_data
->output
[emit_data
->chan
] = v
;
713 static void emit_cmp(
714 const struct lp_build_tgsi_action
*action
,
715 struct lp_build_tgsi_context
* bld_base
,
716 struct lp_build_emit_data
* emit_data
)
718 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
719 LLVMRealPredicate pred
;
722 /* XXX I'm not sure whether to do unordered or ordered comparisons,
723 * but llvmpipe uses unordered comparisons, so for consistency we use
724 * unordered. (The authors of llvmpipe aren't sure about using
725 * unordered vs ordered comparisons either.
727 switch (emit_data
->inst
->Instruction
.Opcode
) {
728 case TGSI_OPCODE_SGE
: pred
= LLVMRealUGE
; break;
729 case TGSI_OPCODE_SEQ
: pred
= LLVMRealUEQ
; break;
730 case TGSI_OPCODE_SLE
: pred
= LLVMRealULE
; break;
731 case TGSI_OPCODE_SLT
: pred
= LLVMRealULT
; break;
732 case TGSI_OPCODE_SNE
: pred
= LLVMRealUNE
; break;
733 case TGSI_OPCODE_SGT
: pred
= LLVMRealUGT
; break;
734 default: assert(!"unknown instruction");
737 cond
= LLVMBuildFCmp(builder
,
738 pred
, emit_data
->args
[0], emit_data
->args
[1], "");
740 emit_data
->output
[emit_data
->chan
] = LLVMBuildSelect(builder
,
741 cond
, bld_base
->base
.one
, bld_base
->base
.zero
, "");
744 static void emit_not(
745 const struct lp_build_tgsi_action
* action
,
746 struct lp_build_tgsi_context
* bld_base
,
747 struct lp_build_emit_data
* emit_data
)
749 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
750 LLVMValueRef v
= bitcast(bld_base
, TGSI_TYPE_UNSIGNED
,
752 emit_data
->output
[emit_data
->chan
] = LLVMBuildNot(builder
, v
, "");
755 static void emit_and(
756 const struct lp_build_tgsi_action
* action
,
757 struct lp_build_tgsi_context
* bld_base
,
758 struct lp_build_emit_data
* emit_data
)
760 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
761 emit_data
->output
[emit_data
->chan
] = LLVMBuildAnd(builder
,
762 emit_data
->args
[0], emit_data
->args
[1], "");
766 const struct lp_build_tgsi_action
* action
,
767 struct lp_build_tgsi_context
* bld_base
,
768 struct lp_build_emit_data
* emit_data
)
770 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
771 emit_data
->output
[emit_data
->chan
] = LLVMBuildOr(builder
,
772 emit_data
->args
[0], emit_data
->args
[1], "");
775 static void emit_uadd(
776 const struct lp_build_tgsi_action
* action
,
777 struct lp_build_tgsi_context
* bld_base
,
778 struct lp_build_emit_data
* emit_data
)
780 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
781 emit_data
->output
[emit_data
->chan
] = LLVMBuildAdd(builder
,
782 emit_data
->args
[0], emit_data
->args
[1], "");
785 static void emit_udiv(
786 const struct lp_build_tgsi_action
* action
,
787 struct lp_build_tgsi_context
* bld_base
,
788 struct lp_build_emit_data
* emit_data
)
790 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
791 emit_data
->output
[emit_data
->chan
] = LLVMBuildUDiv(builder
,
792 emit_data
->args
[0], emit_data
->args
[1], "");
795 static void emit_idiv(
796 const struct lp_build_tgsi_action
* action
,
797 struct lp_build_tgsi_context
* bld_base
,
798 struct lp_build_emit_data
* emit_data
)
800 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
801 emit_data
->output
[emit_data
->chan
] = LLVMBuildSDiv(builder
,
802 emit_data
->args
[0], emit_data
->args
[1], "");
805 static void emit_mod(
806 const struct lp_build_tgsi_action
* action
,
807 struct lp_build_tgsi_context
* bld_base
,
808 struct lp_build_emit_data
* emit_data
)
810 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
811 emit_data
->output
[emit_data
->chan
] = LLVMBuildSRem(builder
,
812 emit_data
->args
[0], emit_data
->args
[1], "");
815 static void emit_umod(
816 const struct lp_build_tgsi_action
* action
,
817 struct lp_build_tgsi_context
* bld_base
,
818 struct lp_build_emit_data
* emit_data
)
820 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
821 emit_data
->output
[emit_data
->chan
] = LLVMBuildURem(builder
,
822 emit_data
->args
[0], emit_data
->args
[1], "");
825 static void emit_shl(
826 const struct lp_build_tgsi_action
* action
,
827 struct lp_build_tgsi_context
* bld_base
,
828 struct lp_build_emit_data
* emit_data
)
830 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
831 emit_data
->output
[emit_data
->chan
] = LLVMBuildShl(builder
,
832 emit_data
->args
[0], emit_data
->args
[1], "");
835 static void emit_ushr(
836 const struct lp_build_tgsi_action
* action
,
837 struct lp_build_tgsi_context
* bld_base
,
838 struct lp_build_emit_data
* emit_data
)
840 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
841 emit_data
->output
[emit_data
->chan
] = LLVMBuildLShr(builder
,
842 emit_data
->args
[0], emit_data
->args
[1], "");
844 static void emit_ishr(
845 const struct lp_build_tgsi_action
* action
,
846 struct lp_build_tgsi_context
* bld_base
,
847 struct lp_build_emit_data
* emit_data
)
849 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
850 emit_data
->output
[emit_data
->chan
] = LLVMBuildAShr(builder
,
851 emit_data
->args
[0], emit_data
->args
[1], "");
854 static void emit_xor(
855 const struct lp_build_tgsi_action
* action
,
856 struct lp_build_tgsi_context
* bld_base
,
857 struct lp_build_emit_data
* emit_data
)
859 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
860 emit_data
->output
[emit_data
->chan
] = LLVMBuildXor(builder
,
861 emit_data
->args
[0], emit_data
->args
[1], "");
864 static void emit_ssg(
865 const struct lp_build_tgsi_action
* action
,
866 struct lp_build_tgsi_context
* bld_base
,
867 struct lp_build_emit_data
* emit_data
)
869 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
871 LLVMValueRef cmp
, val
;
873 if (emit_data
->inst
->Instruction
.Opcode
== TGSI_OPCODE_ISSG
) {
874 cmp
= LLVMBuildICmp(builder
, LLVMIntSGT
, emit_data
->args
[0], bld_base
->int_bld
.zero
, "");
875 val
= LLVMBuildSelect(builder
, cmp
, bld_base
->int_bld
.one
, emit_data
->args
[0], "");
876 cmp
= LLVMBuildICmp(builder
, LLVMIntSGE
, val
, bld_base
->int_bld
.zero
, "");
877 val
= LLVMBuildSelect(builder
, cmp
, val
, LLVMConstInt(bld_base
->int_bld
.elem_type
, -1, true), "");
878 } else { // float SSG
879 cmp
= LLVMBuildFCmp(builder
, LLVMRealUGT
, emit_data
->args
[0], bld_base
->base
.zero
, "");
880 val
= LLVMBuildSelect(builder
, cmp
, bld_base
->base
.one
, emit_data
->args
[0], "");
881 cmp
= LLVMBuildFCmp(builder
, LLVMRealUGE
, val
, bld_base
->base
.zero
, "");
882 val
= LLVMBuildSelect(builder
, cmp
, val
, LLVMConstReal(bld_base
->base
.elem_type
, -1), "");
885 emit_data
->output
[emit_data
->chan
] = val
;
888 static void emit_ineg(
889 const struct lp_build_tgsi_action
* action
,
890 struct lp_build_tgsi_context
* bld_base
,
891 struct lp_build_emit_data
* emit_data
)
893 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
894 emit_data
->output
[emit_data
->chan
] = LLVMBuildNeg(builder
,
895 emit_data
->args
[0], "");
898 static void emit_f2i(
899 const struct lp_build_tgsi_action
* action
,
900 struct lp_build_tgsi_context
* bld_base
,
901 struct lp_build_emit_data
* emit_data
)
903 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
904 emit_data
->output
[emit_data
->chan
] = LLVMBuildFPToSI(builder
,
905 emit_data
->args
[0], bld_base
->int_bld
.elem_type
, "");
908 static void emit_f2u(
909 const struct lp_build_tgsi_action
* action
,
910 struct lp_build_tgsi_context
* bld_base
,
911 struct lp_build_emit_data
* emit_data
)
913 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
914 emit_data
->output
[emit_data
->chan
] = LLVMBuildFPToUI(builder
,
915 emit_data
->args
[0], bld_base
->uint_bld
.elem_type
, "");
918 static void emit_i2f(
919 const struct lp_build_tgsi_action
* action
,
920 struct lp_build_tgsi_context
* bld_base
,
921 struct lp_build_emit_data
* emit_data
)
923 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
924 emit_data
->output
[emit_data
->chan
] = LLVMBuildSIToFP(builder
,
925 emit_data
->args
[0], bld_base
->base
.elem_type
, "");
928 static void emit_u2f(
929 const struct lp_build_tgsi_action
* action
,
930 struct lp_build_tgsi_context
* bld_base
,
931 struct lp_build_emit_data
* emit_data
)
933 LLVMBuilderRef builder
= bld_base
->base
.gallivm
->builder
;
934 emit_data
->output
[emit_data
->chan
] = LLVMBuildUIToFP(builder
,
935 emit_data
->args
[0], bld_base
->base
.elem_type
, "");
938 static void emit_immediate(struct lp_build_tgsi_context
* bld_base
,
939 const struct tgsi_full_immediate
*imm
)
942 struct radeon_llvm_context
* ctx
= radeon_llvm_context(bld_base
);
944 for (i
= 0; i
< 4; ++i
) {
945 ctx
->soa
.immediates
[ctx
->soa
.num_immediates
][i
] =
946 LLVMConstInt(bld_base
->uint_bld
.elem_type
, imm
->u
[i
].Uint
, false );
949 ctx
->soa
.num_immediates
++;
953 build_intrinsic(LLVMBuilderRef builder
,
955 LLVMTypeRef ret_type
,
960 LLVMModuleRef module
= LLVMGetGlobalParent(LLVMGetBasicBlockParent(LLVMGetInsertBlock(builder
)));
961 LLVMValueRef function
;
963 function
= LLVMGetNamedFunction(module
, name
);
965 LLVMTypeRef arg_types
[LP_MAX_FUNC_ARGS
];
968 assert(num_args
<= LP_MAX_FUNC_ARGS
);
970 for(i
= 0; i
< num_args
; ++i
) {
972 arg_types
[i
] = LLVMTypeOf(args
[i
]);
975 function
= lp_declare_intrinsic(module
, name
, ret_type
, arg_types
, num_args
);
978 LLVMAddFunctionAttr(function
, attr
);
981 return LLVMBuildCall(builder
, function
, args
, num_args
, "");
984 static void build_tgsi_intrinsic(
985 const struct lp_build_tgsi_action
* action
,
986 struct lp_build_tgsi_context
* bld_base
,
987 struct lp_build_emit_data
* emit_data
,
990 struct lp_build_context
* base
= &bld_base
->base
;
991 emit_data
->output
[emit_data
->chan
] = build_intrinsic(
992 base
->gallivm
->builder
, action
->intr_name
,
993 emit_data
->dst_type
, emit_data
->args
,
994 emit_data
->arg_count
, attr
);
997 build_tgsi_intrinsic_nomem(
998 const struct lp_build_tgsi_action
* action
,
999 struct lp_build_tgsi_context
* bld_base
,
1000 struct lp_build_emit_data
* emit_data
)
1002 build_tgsi_intrinsic(action
, bld_base
, emit_data
, LLVMReadNoneAttribute
);
1005 static void build_tgsi_intrinsic_readonly(
1006 const struct lp_build_tgsi_action
* action
,
1007 struct lp_build_tgsi_context
* bld_base
,
1008 struct lp_build_emit_data
* emit_data
)
1010 build_tgsi_intrinsic(action
, bld_base
, emit_data
, LLVMReadOnlyAttribute
);
1013 void radeon_llvm_context_init(struct radeon_llvm_context
* ctx
)
1015 struct lp_type type
;
1016 LLVMTypeRef main_fn_type
;
1017 LLVMBasicBlockRef main_fn_body
;
1019 /* Initialize the gallivm object:
1020 * We are only using the module, context, and builder fields of this struct.
1021 * This should be enough for us to be able to pass our gallivm struct to the
1022 * helper functions in the gallivm module.
1024 memset(&ctx
->gallivm
, 0, sizeof (ctx
->gallivm
));
1025 memset(&ctx
->soa
, 0, sizeof(ctx
->soa
));
1026 ctx
->gallivm
.context
= LLVMContextCreate();
1027 ctx
->gallivm
.module
= LLVMModuleCreateWithNameInContext("tgsi",
1028 ctx
->gallivm
.context
);
1029 ctx
->gallivm
.builder
= LLVMCreateBuilderInContext(ctx
->gallivm
.context
);
1031 /* Setup the module */
1032 main_fn_type
= LLVMFunctionType(LLVMVoidTypeInContext(ctx
->gallivm
.context
),
1034 ctx
->main_fn
= LLVMAddFunction(ctx
->gallivm
.module
, "main", main_fn_type
);
1035 main_fn_body
= LLVMAppendBasicBlockInContext(ctx
->gallivm
.context
,
1036 ctx
->main_fn
, "main_body");
1037 LLVMPositionBuilderAtEnd(ctx
->gallivm
.builder
, main_fn_body
);
1039 ctx
->store_output_intr
= "llvm.AMDGPU.store.output.";
1040 ctx
->swizzle_intr
= "llvm.AMDGPU.swizzle";
1041 struct lp_build_tgsi_context
* bld_base
= &ctx
->soa
.bld_base
;
1043 /* XXX: We need to revisit this.I think the correct way to do this is
1044 * to use length = 4 here and use the elem_bld for everything. */
1045 type
.floating
= TRUE
;
1050 lp_build_context_init(&bld_base
->base
, &ctx
->gallivm
, type
);
1051 lp_build_context_init(&ctx
->soa
.bld_base
.uint_bld
, &ctx
->gallivm
, lp_uint_type(type
));
1052 lp_build_context_init(&ctx
->soa
.bld_base
.int_bld
, &ctx
->gallivm
, lp_int_type(type
));
1055 bld_base
->emit_store
= emit_store
;
1056 bld_base
->emit_swizzle
= emit_swizzle
;
1057 bld_base
->emit_declaration
= emit_declaration
;
1058 bld_base
->emit_immediate
= emit_immediate
;
1060 bld_base
->emit_fetch_funcs
[TGSI_FILE_IMMEDIATE
] = emit_fetch_immediate
;
1061 bld_base
->emit_fetch_funcs
[TGSI_FILE_INPUT
] = emit_fetch_input
;
1062 bld_base
->emit_fetch_funcs
[TGSI_FILE_TEMPORARY
] = emit_fetch_temporary
;
1063 bld_base
->emit_fetch_funcs
[TGSI_FILE_OUTPUT
] = emit_fetch_output
;
1065 /* Allocate outputs */
1066 ctx
->soa
.outputs
= ctx
->outputs
;
1068 /* XXX: Is there a better way to initialize all this ? */
1070 lp_set_default_actions(bld_base
);
1072 bld_base
->op_actions
[TGSI_OPCODE_ABS
].emit
= build_tgsi_intrinsic_readonly
;
1073 bld_base
->op_actions
[TGSI_OPCODE_ABS
].intr_name
= "fabs";
1074 bld_base
->op_actions
[TGSI_OPCODE_ARL
].emit
= build_tgsi_intrinsic_nomem
;
1075 bld_base
->op_actions
[TGSI_OPCODE_ARL
].intr_name
= "llvm.AMDGPU.arl";
1076 bld_base
->op_actions
[TGSI_OPCODE_AND
].emit
= emit_and
;
1077 bld_base
->op_actions
[TGSI_OPCODE_BGNLOOP
].emit
= bgnloop_emit
;
1078 bld_base
->op_actions
[TGSI_OPCODE_BRK
].emit
= brk_emit
;
1079 bld_base
->op_actions
[TGSI_OPCODE_CEIL
].emit
= build_tgsi_intrinsic_readonly
;
1080 bld_base
->op_actions
[TGSI_OPCODE_CEIL
].intr_name
= "ceil";
1081 bld_base
->op_actions
[TGSI_OPCODE_CLAMP
].emit
= build_tgsi_intrinsic_nomem
;
1082 bld_base
->op_actions
[TGSI_OPCODE_CLAMP
].intr_name
= "llvm.AMDIL.clamp.";
1083 bld_base
->op_actions
[TGSI_OPCODE_CMP
].emit
= build_tgsi_intrinsic_nomem
;
1084 bld_base
->op_actions
[TGSI_OPCODE_CMP
].intr_name
= "llvm.AMDGPU.cndlt";
1085 bld_base
->op_actions
[TGSI_OPCODE_CONT
].emit
= cont_emit
;
1086 bld_base
->op_actions
[TGSI_OPCODE_COS
].emit
= build_tgsi_intrinsic_readonly
;
1087 bld_base
->op_actions
[TGSI_OPCODE_COS
].intr_name
= "llvm.cos.f32";
1088 bld_base
->op_actions
[TGSI_OPCODE_DDX
].intr_name
= "llvm.AMDGPU.ddx";
1089 bld_base
->op_actions
[TGSI_OPCODE_DDX
].fetch_args
= tex_fetch_args
;
1090 bld_base
->op_actions
[TGSI_OPCODE_DDY
].intr_name
= "llvm.AMDGPU.ddy";
1091 bld_base
->op_actions
[TGSI_OPCODE_DDY
].fetch_args
= tex_fetch_args
;
1092 bld_base
->op_actions
[TGSI_OPCODE_ELSE
].emit
= else_emit
;
1093 bld_base
->op_actions
[TGSI_OPCODE_ENDIF
].emit
= endif_emit
;
1094 bld_base
->op_actions
[TGSI_OPCODE_ENDLOOP
].emit
= endloop_emit
;
1095 bld_base
->op_actions
[TGSI_OPCODE_EX2
].emit
= build_tgsi_intrinsic_nomem
;
1096 bld_base
->op_actions
[TGSI_OPCODE_EX2
].intr_name
= "llvm.AMDIL.exp.";
1097 bld_base
->op_actions
[TGSI_OPCODE_FLR
].emit
= build_tgsi_intrinsic_readonly
;
1098 bld_base
->op_actions
[TGSI_OPCODE_FLR
].intr_name
= "floor";
1099 bld_base
->op_actions
[TGSI_OPCODE_FRC
].emit
= build_tgsi_intrinsic_nomem
;
1100 bld_base
->op_actions
[TGSI_OPCODE_FRC
].intr_name
= "llvm.AMDIL.fraction.";
1101 bld_base
->op_actions
[TGSI_OPCODE_F2I
].emit
= emit_f2i
;
1102 bld_base
->op_actions
[TGSI_OPCODE_F2U
].emit
= emit_f2u
;
1103 bld_base
->op_actions
[TGSI_OPCODE_IABS
].emit
= build_tgsi_intrinsic_nomem
;
1104 bld_base
->op_actions
[TGSI_OPCODE_IABS
].intr_name
= "llvm.AMDIL.abs.";
1105 bld_base
->op_actions
[TGSI_OPCODE_IDIV
].emit
= emit_idiv
;
1106 bld_base
->op_actions
[TGSI_OPCODE_IF
].emit
= if_emit
;
1107 bld_base
->op_actions
[TGSI_OPCODE_IMAX
].emit
= build_tgsi_intrinsic_nomem
;
1108 bld_base
->op_actions
[TGSI_OPCODE_IMAX
].intr_name
= "llvm.AMDGPU.imax";
1109 bld_base
->op_actions
[TGSI_OPCODE_IMIN
].emit
= build_tgsi_intrinsic_nomem
;
1110 bld_base
->op_actions
[TGSI_OPCODE_IMIN
].intr_name
= "llvm.AMDGPU.imin";
1111 bld_base
->op_actions
[TGSI_OPCODE_INEG
].emit
= emit_ineg
;
1112 bld_base
->op_actions
[TGSI_OPCODE_ISHR
].emit
= emit_ishr
;
1113 bld_base
->op_actions
[TGSI_OPCODE_ISGE
].emit
= emit_icmp
;
1114 bld_base
->op_actions
[TGSI_OPCODE_ISLT
].emit
= emit_icmp
;
1115 bld_base
->op_actions
[TGSI_OPCODE_ISSG
].emit
= emit_ssg
;
1116 bld_base
->op_actions
[TGSI_OPCODE_I2F
].emit
= emit_i2f
;
1117 bld_base
->op_actions
[TGSI_OPCODE_KIL
].emit
= kil_emit
;
1118 bld_base
->op_actions
[TGSI_OPCODE_KIL
].intr_name
= "llvm.AMDGPU.kill";
1119 bld_base
->op_actions
[TGSI_OPCODE_KILP
].emit
= lp_build_tgsi_intrinsic
;
1120 bld_base
->op_actions
[TGSI_OPCODE_KILP
].intr_name
= "llvm.AMDGPU.kilp";
1121 bld_base
->op_actions
[TGSI_OPCODE_LG2
].emit
= build_tgsi_intrinsic_readonly
;
1122 bld_base
->op_actions
[TGSI_OPCODE_LG2
].intr_name
= "llvm.log2.f32";
1123 bld_base
->op_actions
[TGSI_OPCODE_LRP
].emit
= build_tgsi_intrinsic_nomem
;
1124 bld_base
->op_actions
[TGSI_OPCODE_LRP
].intr_name
= "llvm.AMDGPU.lrp";
1125 bld_base
->op_actions
[TGSI_OPCODE_MOD
].emit
= emit_mod
;
1126 bld_base
->op_actions
[TGSI_OPCODE_NOT
].emit
= emit_not
;
1127 bld_base
->op_actions
[TGSI_OPCODE_OR
].emit
= emit_or
;
1128 bld_base
->op_actions
[TGSI_OPCODE_POW
].emit
= build_tgsi_intrinsic_readonly
;
1129 bld_base
->op_actions
[TGSI_OPCODE_POW
].intr_name
= "llvm.pow.f32";
1130 bld_base
->op_actions
[TGSI_OPCODE_ROUND
].emit
= build_tgsi_intrinsic_nomem
;
1131 bld_base
->op_actions
[TGSI_OPCODE_ROUND
].intr_name
= "llvm.AMDIL.round.nearest.";
1132 bld_base
->op_actions
[TGSI_OPCODE_SGE
].emit
= emit_cmp
;
1133 bld_base
->op_actions
[TGSI_OPCODE_SEQ
].emit
= emit_cmp
;
1134 bld_base
->op_actions
[TGSI_OPCODE_SHL
].emit
= emit_shl
;
1135 bld_base
->op_actions
[TGSI_OPCODE_SLE
].emit
= emit_cmp
;
1136 bld_base
->op_actions
[TGSI_OPCODE_SLT
].emit
= emit_cmp
;
1137 bld_base
->op_actions
[TGSI_OPCODE_SNE
].emit
= emit_cmp
;
1138 bld_base
->op_actions
[TGSI_OPCODE_SGT
].emit
= emit_cmp
;
1139 bld_base
->op_actions
[TGSI_OPCODE_SIN
].emit
= build_tgsi_intrinsic_readonly
;
1140 bld_base
->op_actions
[TGSI_OPCODE_SIN
].intr_name
= "llvm.sin.f32";
1141 bld_base
->op_actions
[TGSI_OPCODE_SSG
].emit
= emit_ssg
;
1142 bld_base
->op_actions
[TGSI_OPCODE_TEX
].fetch_args
= tex_fetch_args
;
1143 bld_base
->op_actions
[TGSI_OPCODE_TEX
].intr_name
= "llvm.AMDGPU.tex";
1144 bld_base
->op_actions
[TGSI_OPCODE_TXB
].fetch_args
= tex_fetch_args
;
1145 bld_base
->op_actions
[TGSI_OPCODE_TXB
].intr_name
= "llvm.AMDGPU.txb";
1146 bld_base
->op_actions
[TGSI_OPCODE_TXD
].fetch_args
= txd_fetch_args
;
1147 bld_base
->op_actions
[TGSI_OPCODE_TXD
].intr_name
= "llvm.AMDGPU.txd";
1148 bld_base
->op_actions
[TGSI_OPCODE_TXF
].fetch_args
= txf_fetch_args
;
1149 bld_base
->op_actions
[TGSI_OPCODE_TXF
].intr_name
= "llvm.AMDGPU.txf";
1150 bld_base
->op_actions
[TGSI_OPCODE_TXL
].fetch_args
= tex_fetch_args
;
1151 bld_base
->op_actions
[TGSI_OPCODE_TXL
].intr_name
= "llvm.AMDGPU.txl";
1152 bld_base
->op_actions
[TGSI_OPCODE_TXP
].fetch_args
= txp_fetch_args
;
1153 bld_base
->op_actions
[TGSI_OPCODE_TXP
].intr_name
= "llvm.AMDGPU.tex";
1154 bld_base
->op_actions
[TGSI_OPCODE_TXQ
].fetch_args
= tex_fetch_args
;
1155 bld_base
->op_actions
[TGSI_OPCODE_TXQ
].intr_name
= "llvm.AMDGPU.txq";
1156 bld_base
->op_actions
[TGSI_OPCODE_TRUNC
].emit
= build_tgsi_intrinsic_nomem
;
1157 bld_base
->op_actions
[TGSI_OPCODE_TRUNC
].intr_name
= "llvm.AMDGPU.trunc";
1158 bld_base
->op_actions
[TGSI_OPCODE_UADD
].emit
= emit_uadd
;
1159 bld_base
->op_actions
[TGSI_OPCODE_UDIV
].emit
= emit_udiv
;
1160 bld_base
->op_actions
[TGSI_OPCODE_UMAX
].emit
= build_tgsi_intrinsic_nomem
;
1161 bld_base
->op_actions
[TGSI_OPCODE_UMAX
].intr_name
= "llvm.AMDGPU.umax";
1162 bld_base
->op_actions
[TGSI_OPCODE_UMIN
].emit
= build_tgsi_intrinsic_nomem
;
1163 bld_base
->op_actions
[TGSI_OPCODE_UMIN
].intr_name
= "llvm.AMDGPU.umin";
1164 bld_base
->op_actions
[TGSI_OPCODE_UMOD
].emit
= emit_umod
;
1165 bld_base
->op_actions
[TGSI_OPCODE_USEQ
].emit
= emit_icmp
;
1166 bld_base
->op_actions
[TGSI_OPCODE_USGE
].emit
= emit_icmp
;
1167 bld_base
->op_actions
[TGSI_OPCODE_USHR
].emit
= emit_ushr
;
1168 bld_base
->op_actions
[TGSI_OPCODE_USLT
].emit
= emit_icmp
;
1169 bld_base
->op_actions
[TGSI_OPCODE_USNE
].emit
= emit_icmp
;
1170 bld_base
->op_actions
[TGSI_OPCODE_U2F
].emit
= emit_u2f
;
1171 bld_base
->op_actions
[TGSI_OPCODE_XOR
].emit
= emit_xor
;
1173 bld_base
->rsq_action
.emit
= build_tgsi_intrinsic_nomem
;
1174 bld_base
->rsq_action
.intr_name
= "llvm.AMDGPU.rsq";
1177 void radeon_llvm_finalize_module(struct radeon_llvm_context
* ctx
)
1179 struct gallivm_state
* gallivm
= ctx
->soa
.bld_base
.base
.gallivm
;
1180 /* End the main function with Return*/
1181 LLVMBuildRetVoid(gallivm
->builder
);
1183 /* Create the pass manager */
1184 ctx
->gallivm
.passmgr
= LLVMCreateFunctionPassManagerForModule(
1187 /* This pass should eliminate all the load and store instructions */
1188 LLVMAddPromoteMemoryToRegisterPass(gallivm
->passmgr
);
1190 /* Add some optimization passes */
1191 LLVMAddScalarReplAggregatesPass(gallivm
->passmgr
);
1192 LLVMAddCFGSimplificationPass(gallivm
->passmgr
);
1195 LLVMRunFunctionPassManager(gallivm
->passmgr
, ctx
->main_fn
);
1197 LLVMDisposeBuilder(gallivm
->builder
);
1198 LLVMDisposePassManager(gallivm
->passmgr
);
1202 void radeon_llvm_dispose(struct radeon_llvm_context
* ctx
)
1204 LLVMDisposeModule(ctx
->soa
.bld_base
.base
.gallivm
->module
);
1205 LLVMContextDispose(ctx
->soa
.bld_base
.base
.gallivm
->context
);