2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 * Copyright 2018 Advanced Micro Devices, Inc.
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * on the rights to use, copy, modify, merge, publish, distribute, sub
10 * license, and/or sell copies of the Software, and to permit persons to whom
11 * the Software is furnished to do so, subject to the following conditions:
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
21 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
22 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
23 * USE OR OTHER DEALINGS IN THE SOFTWARE.
28 #include "driver_ddebug/dd_util.h"
29 #include "gallium/winsys/amdgpu/drm/amdgpu_public.h"
30 #include "gallium/winsys/radeon/drm/radeon_drm_public.h"
31 #include "radeon/radeon_uvd.h"
32 #include "si_compute.h"
33 #include "si_public.h"
34 #include "si_shader_internal.h"
36 #include "ac_shadowed_regs.h"
37 #include "util/disk_cache.h"
38 #include "util/u_log.h"
39 #include "util/u_memory.h"
40 #include "util/u_suballoc.h"
41 #include "util/u_tests.h"
42 #include "util/u_upload_mgr.h"
43 #include "util/xmlconfig.h"
44 #include "vl/vl_decoder.h"
48 static struct pipe_context
*si_create_context(struct pipe_screen
*screen
, unsigned flags
);
50 static const struct debug_named_value debug_options
[] = {
51 /* Shader logging options: */
52 {"vs", DBG(VS
), "Print vertex shaders"},
53 {"ps", DBG(PS
), "Print pixel shaders"},
54 {"gs", DBG(GS
), "Print geometry shaders"},
55 {"tcs", DBG(TCS
), "Print tessellation control shaders"},
56 {"tes", DBG(TES
), "Print tessellation evaluation shaders"},
57 {"cs", DBG(CS
), "Print compute shaders"},
58 {"noir", DBG(NO_IR
), "Don't print the LLVM IR"},
59 {"nonir", DBG(NO_NIR
), "Don't print NIR when printing shaders"},
60 {"noasm", DBG(NO_ASM
), "Don't print disassembled shaders"},
61 {"preoptir", DBG(PREOPT_IR
), "Print the LLVM IR before initial optimizations"},
63 /* Shader compiler options the shader cache should be aware of: */
64 {"gisel", DBG(GISEL
), "Enable LLVM global instruction selector."},
65 {"w32ge", DBG(W32_GE
), "Use Wave32 for vertex, tessellation, and geometry shaders."},
66 {"w32ps", DBG(W32_PS
), "Use Wave32 for pixel shaders."},
67 {"w32cs", DBG(W32_CS
), "Use Wave32 for computes shaders."},
68 {"w64ge", DBG(W64_GE
), "Use Wave64 for vertex, tessellation, and geometry shaders."},
69 {"w64ps", DBG(W64_PS
), "Use Wave64 for pixel shaders."},
70 {"w64cs", DBG(W64_CS
), "Use Wave64 for computes shaders."},
71 {"noinfinterp", DBG(KILL_PS_INF_INTERP
), "Kill PS with infinite interp coeff"},
73 /* Shader compiler options (with no effect on the shader cache): */
74 {"checkir", DBG(CHECK_IR
), "Enable additional sanity checks on shader IR"},
75 {"mono", DBG(MONOLITHIC_SHADERS
), "Use old-style monolithic shaders compiled on demand"},
76 {"nooptvariant", DBG(NO_OPT_VARIANT
), "Disable compiling optimized shader variants."},
78 /* Information logging options: */
79 {"info", DBG(INFO
), "Print driver information"},
80 {"tex", DBG(TEX
), "Print texture info"},
81 {"compute", DBG(COMPUTE
), "Print compute info"},
82 {"vm", DBG(VM
), "Print virtual addresses when creating resources"},
83 {"cache_stats", DBG(CACHE_STATS
), "Print shader cache statistics."},
86 {"forcedma", DBG(FORCE_SDMA
), "Use SDMA for all operations when possible."},
87 {"nodma", DBG(NO_SDMA
), "Disable SDMA"},
88 {"nodmaclear", DBG(NO_SDMA_CLEARS
), "Disable SDMA clears"},
89 {"nodmacopyimage", DBG(NO_SDMA_COPY_IMAGE
), "Disable SDMA image copies"},
90 {"nowc", DBG(NO_WC
), "Disable GTT write combining"},
91 {"check_vm", DBG(CHECK_VM
), "Check VM faults and dump debug info."},
92 {"reserve_vmid", DBG(RESERVE_VMID
), "Force VMID reservation per context."},
93 {"zerovram", DBG(ZERO_VRAM
), "Clear VRAM allocations."},
94 {"shadowregs", DBG(SHADOW_REGS
), "Enable CP register shadowing."},
96 /* 3D engine options: */
97 {"nogfx", DBG(NO_GFX
), "Disable graphics. Only multimedia compute paths can be used."},
98 {"nongg", DBG(NO_NGG
), "Disable NGG and use the legacy pipeline."},
99 {"nggc", DBG(ALWAYS_NGG_CULLING_ALL
), "Always use NGG culling even when it can hurt."},
100 {"nggctess", DBG(ALWAYS_NGG_CULLING_TESS
), "Always use NGG culling for tessellation."},
101 {"nonggc", DBG(NO_NGG_CULLING
), "Disable NGG culling."},
102 {"alwayspd", DBG(ALWAYS_PD
), "Always enable the primitive discard compute shader."},
103 {"pd", DBG(PD
), "Enable the primitive discard compute shader for large draw calls."},
104 {"nopd", DBG(NO_PD
), "Disable the primitive discard compute shader."},
105 {"switch_on_eop", DBG(SWITCH_ON_EOP
), "Program WD/IA to switch on end-of-packet."},
106 {"nooutoforder", DBG(NO_OUT_OF_ORDER
), "Disable out-of-order rasterization"},
107 {"nodpbb", DBG(NO_DPBB
), "Disable DPBB."},
108 {"nodfsm", DBG(NO_DFSM
), "Disable DFSM."},
109 {"dpbb", DBG(DPBB
), "Enable DPBB."},
110 {"dfsm", DBG(DFSM
), "Enable DFSM."},
111 {"nohyperz", DBG(NO_HYPERZ
), "Disable Hyper-Z"},
112 {"norbplus", DBG(NO_RB_PLUS
), "Disable RB+."},
113 {"no2d", DBG(NO_2D_TILING
), "Disable 2D tiling"},
114 {"notiling", DBG(NO_TILING
), "Disable tiling"},
115 {"nodcc", DBG(NO_DCC
), "Disable DCC."},
116 {"nodccclear", DBG(NO_DCC_CLEAR
), "Disable DCC fast clear."},
117 {"nodccfb", DBG(NO_DCC_FB
), "Disable separate DCC on the main framebuffer"},
118 {"nodccmsaa", DBG(NO_DCC_MSAA
), "Disable DCC for MSAA"},
119 {"nofmask", DBG(NO_FMASK
), "Disable MSAA compression"},
121 DEBUG_NAMED_VALUE_END
/* must be last */
124 static const struct debug_named_value test_options
[] = {
126 {"testdma", DBG(TEST_DMA
), "Invoke SDMA tests and exit."},
127 {"testvmfaultcp", DBG(TEST_VMFAULT_CP
), "Invoke a CP VM fault test and exit."},
128 {"testvmfaultsdma", DBG(TEST_VMFAULT_SDMA
), "Invoke a SDMA VM fault test and exit."},
129 {"testvmfaultshader", DBG(TEST_VMFAULT_SHADER
), "Invoke a shader VM fault test and exit."},
130 {"testdmaperf", DBG(TEST_DMA_PERF
), "Test DMA performance"},
131 {"testgds", DBG(TEST_GDS
), "Test GDS."},
132 {"testgdsmm", DBG(TEST_GDS_MM
), "Test GDS memory management."},
133 {"testgdsoamm", DBG(TEST_GDS_OA_MM
), "Test GDS OA memory management."},
135 DEBUG_NAMED_VALUE_END
/* must be last */
138 void si_init_compiler(struct si_screen
*sscreen
, struct ac_llvm_compiler
*compiler
)
140 /* Only create the less-optimizing version of the compiler on APUs
141 * predating Ryzen (Raven). */
142 bool create_low_opt_compiler
=
143 !sscreen
->info
.has_dedicated_vram
&& sscreen
->info
.chip_class
<= GFX8
;
145 enum ac_target_machine_options tm_options
=
146 (sscreen
->debug_flags
& DBG(GISEL
) ? AC_TM_ENABLE_GLOBAL_ISEL
: 0) |
147 (sscreen
->info
.chip_class
<= GFX8
? AC_TM_FORCE_DISABLE_XNACK
:
148 sscreen
->info
.chip_class
<= GFX10
? AC_TM_FORCE_ENABLE_XNACK
: 0) |
149 (!sscreen
->llvm_has_working_vgpr_indexing
? AC_TM_PROMOTE_ALLOCA_TO_SCRATCH
: 0) |
150 (sscreen
->debug_flags
& DBG(CHECK_IR
) ? AC_TM_CHECK_IR
: 0) |
151 (create_low_opt_compiler
? AC_TM_CREATE_LOW_OPT
: 0);
154 ac_init_llvm_compiler(compiler
, sscreen
->info
.family
, tm_options
);
155 compiler
->passes
= ac_create_llvm_passes(compiler
->tm
);
157 if (compiler
->tm_wave32
)
158 compiler
->passes_wave32
= ac_create_llvm_passes(compiler
->tm_wave32
);
159 if (compiler
->low_opt_tm
)
160 compiler
->low_opt_passes
= ac_create_llvm_passes(compiler
->low_opt_tm
);
163 static void si_destroy_compiler(struct ac_llvm_compiler
*compiler
)
165 ac_destroy_llvm_compiler(compiler
);
171 static void si_destroy_context(struct pipe_context
*context
)
173 struct si_context
*sctx
= (struct si_context
*)context
;
176 /* Unreference the framebuffer normally to disable related logic
179 struct pipe_framebuffer_state fb
= {};
180 if (context
->set_framebuffer_state
)
181 context
->set_framebuffer_state(context
, &fb
);
183 si_release_all_descriptors(sctx
);
185 if (sctx
->chip_class
>= GFX10
&& sctx
->has_graphics
)
186 gfx10_destroy_query(sctx
);
188 pipe_resource_reference(&sctx
->esgs_ring
, NULL
);
189 pipe_resource_reference(&sctx
->gsvs_ring
, NULL
);
190 pipe_resource_reference(&sctx
->tess_rings
, NULL
);
191 pipe_resource_reference(&sctx
->null_const_buf
.buffer
, NULL
);
192 pipe_resource_reference(&sctx
->sample_pos_buffer
, NULL
);
193 si_resource_reference(&sctx
->border_color_buffer
, NULL
);
194 free(sctx
->border_color_table
);
195 si_resource_reference(&sctx
->scratch_buffer
, NULL
);
196 si_resource_reference(&sctx
->compute_scratch_buffer
, NULL
);
197 si_resource_reference(&sctx
->wait_mem_scratch
, NULL
);
198 si_resource_reference(&sctx
->small_prim_cull_info_buf
, NULL
);
200 if (sctx
->cs_preamble_state
)
201 si_pm4_free_state(sctx
, sctx
->cs_preamble_state
, ~0);
202 if (sctx
->cs_preamble_gs_rings
)
203 si_pm4_free_state(sctx
, sctx
->cs_preamble_gs_rings
, ~0);
204 for (i
= 0; i
< ARRAY_SIZE(sctx
->vgt_shader_config
); i
++)
205 si_pm4_delete_state(sctx
, vgt_shader_config
, sctx
->vgt_shader_config
[i
]);
207 if (sctx
->fixed_func_tcs_shader
.cso
)
208 sctx
->b
.delete_tcs_state(&sctx
->b
, sctx
->fixed_func_tcs_shader
.cso
);
209 if (sctx
->custom_dsa_flush
)
210 sctx
->b
.delete_depth_stencil_alpha_state(&sctx
->b
, sctx
->custom_dsa_flush
);
211 if (sctx
->custom_blend_resolve
)
212 sctx
->b
.delete_blend_state(&sctx
->b
, sctx
->custom_blend_resolve
);
213 if (sctx
->custom_blend_fmask_decompress
)
214 sctx
->b
.delete_blend_state(&sctx
->b
, sctx
->custom_blend_fmask_decompress
);
215 if (sctx
->custom_blend_eliminate_fastclear
)
216 sctx
->b
.delete_blend_state(&sctx
->b
, sctx
->custom_blend_eliminate_fastclear
);
217 if (sctx
->custom_blend_dcc_decompress
)
218 sctx
->b
.delete_blend_state(&sctx
->b
, sctx
->custom_blend_dcc_decompress
);
219 if (sctx
->vs_blit_pos
)
220 sctx
->b
.delete_vs_state(&sctx
->b
, sctx
->vs_blit_pos
);
221 if (sctx
->vs_blit_pos_layered
)
222 sctx
->b
.delete_vs_state(&sctx
->b
, sctx
->vs_blit_pos_layered
);
223 if (sctx
->vs_blit_color
)
224 sctx
->b
.delete_vs_state(&sctx
->b
, sctx
->vs_blit_color
);
225 if (sctx
->vs_blit_color_layered
)
226 sctx
->b
.delete_vs_state(&sctx
->b
, sctx
->vs_blit_color_layered
);
227 if (sctx
->vs_blit_texcoord
)
228 sctx
->b
.delete_vs_state(&sctx
->b
, sctx
->vs_blit_texcoord
);
229 if (sctx
->cs_clear_buffer
)
230 sctx
->b
.delete_compute_state(&sctx
->b
, sctx
->cs_clear_buffer
);
231 if (sctx
->cs_copy_buffer
)
232 sctx
->b
.delete_compute_state(&sctx
->b
, sctx
->cs_copy_buffer
);
233 if (sctx
->cs_copy_image
)
234 sctx
->b
.delete_compute_state(&sctx
->b
, sctx
->cs_copy_image
);
235 if (sctx
->cs_copy_image_1d_array
)
236 sctx
->b
.delete_compute_state(&sctx
->b
, sctx
->cs_copy_image_1d_array
);
237 if (sctx
->cs_clear_render_target
)
238 sctx
->b
.delete_compute_state(&sctx
->b
, sctx
->cs_clear_render_target
);
239 if (sctx
->cs_clear_render_target_1d_array
)
240 sctx
->b
.delete_compute_state(&sctx
->b
, sctx
->cs_clear_render_target_1d_array
);
241 if (sctx
->cs_clear_12bytes_buffer
)
242 sctx
->b
.delete_compute_state(&sctx
->b
, sctx
->cs_clear_12bytes_buffer
);
243 if (sctx
->cs_dcc_decompress
)
244 sctx
->b
.delete_compute_state(&sctx
->b
, sctx
->cs_dcc_decompress
);
245 if (sctx
->cs_dcc_retile
)
246 sctx
->b
.delete_compute_state(&sctx
->b
, sctx
->cs_dcc_retile
);
248 for (unsigned i
= 0; i
< ARRAY_SIZE(sctx
->cs_fmask_expand
); i
++) {
249 for (unsigned j
= 0; j
< ARRAY_SIZE(sctx
->cs_fmask_expand
[i
]); j
++) {
250 if (sctx
->cs_fmask_expand
[i
][j
]) {
251 sctx
->b
.delete_compute_state(&sctx
->b
, sctx
->cs_fmask_expand
[i
][j
]);
257 util_blitter_destroy(sctx
->blitter
);
259 /* Release DCC stats. */
260 for (int i
= 0; i
< ARRAY_SIZE(sctx
->dcc_stats
); i
++) {
261 assert(!sctx
->dcc_stats
[i
].query_active
);
263 for (int j
= 0; j
< ARRAY_SIZE(sctx
->dcc_stats
[i
].ps_stats
); j
++)
264 if (sctx
->dcc_stats
[i
].ps_stats
[j
])
265 sctx
->b
.destroy_query(&sctx
->b
, sctx
->dcc_stats
[i
].ps_stats
[j
]);
267 si_texture_reference(&sctx
->dcc_stats
[i
].tex
, NULL
);
270 if (sctx
->query_result_shader
)
271 sctx
->b
.delete_compute_state(&sctx
->b
, sctx
->query_result_shader
);
272 if (sctx
->sh_query_result_shader
)
273 sctx
->b
.delete_compute_state(&sctx
->b
, sctx
->sh_query_result_shader
);
276 sctx
->ws
->cs_destroy(sctx
->gfx_cs
);
278 sctx
->ws
->cs_destroy(sctx
->sdma_cs
);
280 sctx
->ws
->ctx_destroy(sctx
->ctx
);
282 if (sctx
->b
.stream_uploader
)
283 u_upload_destroy(sctx
->b
.stream_uploader
);
284 if (sctx
->b
.const_uploader
)
285 u_upload_destroy(sctx
->b
.const_uploader
);
286 if (sctx
->cached_gtt_allocator
)
287 u_upload_destroy(sctx
->cached_gtt_allocator
);
289 slab_destroy_child(&sctx
->pool_transfers
);
290 slab_destroy_child(&sctx
->pool_transfers_unsync
);
292 if (sctx
->allocator_zeroed_memory
)
293 u_suballocator_destroy(sctx
->allocator_zeroed_memory
);
295 sctx
->ws
->fence_reference(&sctx
->last_gfx_fence
, NULL
);
296 sctx
->ws
->fence_reference(&sctx
->last_sdma_fence
, NULL
);
297 sctx
->ws
->fence_reference(&sctx
->last_ib_barrier_fence
, NULL
);
298 si_resource_reference(&sctx
->eop_bug_scratch
, NULL
);
299 si_resource_reference(&sctx
->index_ring
, NULL
);
300 si_resource_reference(&sctx
->barrier_buf
, NULL
);
301 si_resource_reference(&sctx
->last_ib_barrier_buf
, NULL
);
302 si_resource_reference(&sctx
->shadowed_regs
, NULL
);
303 pb_reference(&sctx
->gds
, NULL
);
304 pb_reference(&sctx
->gds_oa
, NULL
);
306 si_destroy_compiler(&sctx
->compiler
);
308 si_saved_cs_reference(&sctx
->current_saved_cs
, NULL
);
310 _mesa_hash_table_destroy(sctx
->tex_handles
, NULL
);
311 _mesa_hash_table_destroy(sctx
->img_handles
, NULL
);
313 util_dynarray_fini(&sctx
->resident_tex_handles
);
314 util_dynarray_fini(&sctx
->resident_img_handles
);
315 util_dynarray_fini(&sctx
->resident_tex_needs_color_decompress
);
316 util_dynarray_fini(&sctx
->resident_img_needs_color_decompress
);
317 util_dynarray_fini(&sctx
->resident_tex_needs_depth_decompress
);
318 si_unref_sdma_uploads(sctx
);
319 free(sctx
->sdma_uploads
);
323 static enum pipe_reset_status
si_get_reset_status(struct pipe_context
*ctx
)
325 struct si_context
*sctx
= (struct si_context
*)ctx
;
326 struct si_screen
*sscreen
= sctx
->screen
;
327 enum pipe_reset_status status
= sctx
->ws
->ctx_query_reset_status(sctx
->ctx
);
329 if (status
!= PIPE_NO_RESET
) {
330 /* Call the gallium frontend to set a no-op API dispatch. */
331 if (sctx
->device_reset_callback
.reset
) {
332 sctx
->device_reset_callback
.reset(sctx
->device_reset_callback
.data
, status
);
335 /* Re-create the auxiliary context, because it won't submit
336 * any new IBs due to a GPU reset.
338 simple_mtx_lock(&sscreen
->aux_context_lock
);
340 struct u_log_context
*aux_log
= ((struct si_context
*)sscreen
->aux_context
)->log
;
341 sscreen
->aux_context
->set_log_context(sscreen
->aux_context
, NULL
);
342 sscreen
->aux_context
->destroy(sscreen
->aux_context
);
344 sscreen
->aux_context
= si_create_context(
345 &sscreen
->b
, (sscreen
->options
.aux_debug
? PIPE_CONTEXT_DEBUG
: 0) |
346 (sscreen
->info
.has_graphics
? 0 : PIPE_CONTEXT_COMPUTE_ONLY
));
347 sscreen
->aux_context
->set_log_context(sscreen
->aux_context
, aux_log
);
348 simple_mtx_unlock(&sscreen
->aux_context_lock
);
353 static void si_set_device_reset_callback(struct pipe_context
*ctx
,
354 const struct pipe_device_reset_callback
*cb
)
356 struct si_context
*sctx
= (struct si_context
*)ctx
;
359 sctx
->device_reset_callback
= *cb
;
361 memset(&sctx
->device_reset_callback
, 0, sizeof(sctx
->device_reset_callback
));
364 /* Apitrace profiling:
365 * 1) qapitrace : Tools -> Profile: Measure CPU & GPU times
366 * 2) In the middle panel, zoom in (mouse wheel) on some bad draw call
367 * and remember its number.
368 * 3) In Mesa, enable queries and performance counters around that draw
369 * call and print the results.
370 * 4) glretrace --benchmark --markers ..
372 static void si_emit_string_marker(struct pipe_context
*ctx
, const char *string
, int len
)
374 struct si_context
*sctx
= (struct si_context
*)ctx
;
376 dd_parse_apitrace_marker(string
, len
, &sctx
->apitrace_call_number
);
379 u_log_printf(sctx
->log
, "\nString marker: %*s\n", len
, string
);
382 static void si_set_debug_callback(struct pipe_context
*ctx
, const struct pipe_debug_callback
*cb
)
384 struct si_context
*sctx
= (struct si_context
*)ctx
;
385 struct si_screen
*screen
= sctx
->screen
;
387 util_queue_finish(&screen
->shader_compiler_queue
);
388 util_queue_finish(&screen
->shader_compiler_queue_low_priority
);
393 memset(&sctx
->debug
, 0, sizeof(sctx
->debug
));
396 static void si_set_log_context(struct pipe_context
*ctx
, struct u_log_context
*log
)
398 struct si_context
*sctx
= (struct si_context
*)ctx
;
402 u_log_add_auto_logger(log
, si_auto_log_cs
, sctx
);
405 static void si_set_context_param(struct pipe_context
*ctx
, enum pipe_context_param param
,
408 struct radeon_winsys
*ws
= ((struct si_context
*)ctx
)->ws
;
411 case PIPE_CONTEXT_PARAM_PIN_THREADS_TO_L3_CACHE
:
412 ws
->pin_threads_to_L3_cache(ws
, value
);
418 static struct pipe_context
*si_create_context(struct pipe_screen
*screen
, unsigned flags
)
420 struct si_screen
*sscreen
= (struct si_screen
*)screen
;
421 STATIC_ASSERT(DBG_COUNT
<= 64);
423 /* Don't create a context if it's not compute-only and hw is compute-only. */
424 if (!sscreen
->info
.has_graphics
&& !(flags
& PIPE_CONTEXT_COMPUTE_ONLY
))
427 struct si_context
*sctx
= CALLOC_STRUCT(si_context
);
428 struct radeon_winsys
*ws
= sscreen
->ws
;
430 bool stop_exec_on_failure
= (flags
& PIPE_CONTEXT_LOSE_CONTEXT_ON_RESET
) != 0;
435 sctx
->has_graphics
= sscreen
->info
.chip_class
== GFX6
|| !(flags
& PIPE_CONTEXT_COMPUTE_ONLY
);
437 if (flags
& PIPE_CONTEXT_DEBUG
)
438 sscreen
->record_llvm_ir
= true; /* racy but not critical */
440 sctx
->b
.screen
= screen
; /* this must be set first */
442 sctx
->b
.destroy
= si_destroy_context
;
443 sctx
->screen
= sscreen
; /* Easy accessing of screen/winsys. */
444 sctx
->is_debug
= (flags
& PIPE_CONTEXT_DEBUG
) != 0;
446 slab_create_child(&sctx
->pool_transfers
, &sscreen
->pool_transfers
);
447 slab_create_child(&sctx
->pool_transfers_unsync
, &sscreen
->pool_transfers
);
449 sctx
->ws
= sscreen
->ws
;
450 sctx
->family
= sscreen
->info
.family
;
451 sctx
->chip_class
= sscreen
->info
.chip_class
;
453 if (sctx
->chip_class
== GFX7
|| sctx
->chip_class
== GFX8
|| sctx
->chip_class
== GFX9
) {
454 sctx
->eop_bug_scratch
= si_resource(pipe_buffer_create(
455 &sscreen
->b
, 0, PIPE_USAGE_DEFAULT
, 16 * sscreen
->info
.num_render_backends
));
456 if (!sctx
->eop_bug_scratch
)
460 /* Initialize context allocators. */
461 sctx
->allocator_zeroed_memory
=
462 u_suballocator_create(&sctx
->b
, 128 * 1024, 0, PIPE_USAGE_DEFAULT
,
463 SI_RESOURCE_FLAG_UNMAPPABLE
| SI_RESOURCE_FLAG_CLEAR
, false);
464 if (!sctx
->allocator_zeroed_memory
)
467 sctx
->b
.stream_uploader
=
468 u_upload_create(&sctx
->b
, 1024 * 1024, 0, PIPE_USAGE_STREAM
, SI_RESOURCE_FLAG_READ_ONLY
);
469 if (!sctx
->b
.stream_uploader
)
472 sctx
->cached_gtt_allocator
= u_upload_create(&sctx
->b
, 16 * 1024, 0, PIPE_USAGE_STAGING
, 0);
473 if (!sctx
->cached_gtt_allocator
)
476 sctx
->ctx
= sctx
->ws
->ctx_create(sctx
->ws
);
480 if (sscreen
->info
.num_rings
[RING_DMA
] && !(sscreen
->debug_flags
& DBG(NO_SDMA
)) &&
481 /* SDMA causes corruption on RX 580:
482 * https://gitlab.freedesktop.org/mesa/mesa/-/issues/1399
483 * https://gitlab.freedesktop.org/mesa/mesa/-/issues/1889
485 (sctx
->chip_class
!= GFX8
|| sscreen
->debug_flags
& DBG(FORCE_SDMA
)) &&
486 /* SDMA timeouts sometimes on gfx10 so disable it for now. See:
487 * https://bugs.freedesktop.org/show_bug.cgi?id=111481
488 * https://gitlab.freedesktop.org/mesa/mesa/-/issues/1907
490 (sctx
->chip_class
!= GFX10
|| sscreen
->debug_flags
& DBG(FORCE_SDMA
))) {
491 sctx
->sdma_cs
= sctx
->ws
->cs_create(sctx
->ctx
, RING_DMA
, (void *)si_flush_dma_cs
, sctx
,
492 stop_exec_on_failure
);
495 bool use_sdma_upload
= sscreen
->info
.has_dedicated_vram
&& sctx
->sdma_cs
;
496 sctx
->b
.const_uploader
=
497 u_upload_create(&sctx
->b
, 256 * 1024, 0, PIPE_USAGE_DEFAULT
,
498 SI_RESOURCE_FLAG_32BIT
|
499 (use_sdma_upload
? SI_RESOURCE_FLAG_UPLOAD_FLUSH_EXPLICIT_VIA_SDMA
: 0));
500 if (!sctx
->b
.const_uploader
)
504 u_upload_enable_flush_explicit(sctx
->b
.const_uploader
);
506 sctx
->gfx_cs
= ws
->cs_create(sctx
->ctx
, sctx
->has_graphics
? RING_GFX
: RING_COMPUTE
,
507 (void *)si_flush_gfx_cs
, sctx
, stop_exec_on_failure
);
510 sctx
->border_color_table
= malloc(SI_MAX_BORDER_COLORS
* sizeof(*sctx
->border_color_table
));
511 if (!sctx
->border_color_table
)
514 sctx
->border_color_buffer
= si_resource(pipe_buffer_create(
515 screen
, 0, PIPE_USAGE_DEFAULT
, SI_MAX_BORDER_COLORS
* sizeof(*sctx
->border_color_table
)));
516 if (!sctx
->border_color_buffer
)
519 sctx
->border_color_map
=
520 ws
->buffer_map(sctx
->border_color_buffer
->buf
, NULL
, PIPE_TRANSFER_WRITE
);
521 if (!sctx
->border_color_map
)
524 sctx
->ngg
= sscreen
->use_ngg
;
526 /* Initialize context functions used by graphics and compute. */
527 if (sctx
->chip_class
>= GFX10
)
528 sctx
->emit_cache_flush
= gfx10_emit_cache_flush
;
530 sctx
->emit_cache_flush
= si_emit_cache_flush
;
532 sctx
->b
.emit_string_marker
= si_emit_string_marker
;
533 sctx
->b
.set_debug_callback
= si_set_debug_callback
;
534 sctx
->b
.set_log_context
= si_set_log_context
;
535 sctx
->b
.set_context_param
= si_set_context_param
;
536 sctx
->b
.get_device_reset_status
= si_get_reset_status
;
537 sctx
->b
.set_device_reset_callback
= si_set_device_reset_callback
;
539 si_init_all_descriptors(sctx
);
540 si_init_buffer_functions(sctx
);
541 si_init_clear_functions(sctx
);
542 si_init_blit_functions(sctx
);
543 si_init_compute_functions(sctx
);
544 si_init_compute_blit_functions(sctx
);
545 si_init_debug_functions(sctx
);
546 si_init_fence_functions(sctx
);
547 si_init_query_functions(sctx
);
548 si_init_state_compute_functions(sctx
);
549 si_init_context_texture_functions(sctx
);
551 /* Initialize graphics-only context functions. */
552 if (sctx
->has_graphics
) {
553 if (sctx
->chip_class
>= GFX10
)
554 gfx10_init_query(sctx
);
555 si_init_msaa_functions(sctx
);
556 si_init_shader_functions(sctx
);
557 si_init_state_functions(sctx
);
558 si_init_streamout_functions(sctx
);
559 si_init_viewport_functions(sctx
);
561 sctx
->blitter
= util_blitter_create(&sctx
->b
);
562 if (sctx
->blitter
== NULL
)
564 sctx
->blitter
->skip_viewport_restore
= true;
566 /* Some states are expected to be always non-NULL. */
567 sctx
->noop_blend
= util_blitter_get_noop_blend_state(sctx
->blitter
);
568 sctx
->queued
.named
.blend
= sctx
->noop_blend
;
570 sctx
->noop_dsa
= util_blitter_get_noop_dsa_state(sctx
->blitter
);
571 sctx
->queued
.named
.dsa
= sctx
->noop_dsa
;
573 sctx
->discard_rasterizer_state
= util_blitter_get_discard_rasterizer_state(sctx
->blitter
);
574 sctx
->queued
.named
.rasterizer
= sctx
->discard_rasterizer_state
;
576 si_init_draw_functions(sctx
);
578 /* If aux_context == NULL, we are initializing aux_context right now. */
579 bool is_aux_context
= !sscreen
->aux_context
;
580 si_initialize_prim_discard_tunables(sscreen
, is_aux_context
,
581 &sctx
->prim_discard_vertex_count_threshold
,
582 &sctx
->index_ring_size_per_ib
);
585 /* Initialize SDMA functions. */
586 if (sctx
->chip_class
>= GFX7
)
587 cik_init_sdma_functions(sctx
);
589 sctx
->dma_copy
= si_resource_copy_region
;
591 if (sscreen
->debug_flags
& DBG(FORCE_SDMA
))
592 sctx
->b
.resource_copy_region
= sctx
->dma_copy
;
594 sctx
->sample_mask
= 0xffff;
596 /* Initialize multimedia functions. */
597 if (sscreen
->info
.has_hw_decode
) {
598 sctx
->b
.create_video_codec
= si_uvd_create_decoder
;
599 sctx
->b
.create_video_buffer
= si_video_buffer_create
;
601 sctx
->b
.create_video_codec
= vl_create_decoder
;
602 sctx
->b
.create_video_buffer
= vl_video_buffer_create
;
605 if (sctx
->chip_class
>= GFX9
|| si_compute_prim_discard_enabled(sctx
)) {
606 sctx
->wait_mem_scratch
=
607 si_aligned_buffer_create(screen
, SI_RESOURCE_FLAG_UNMAPPABLE
,
608 PIPE_USAGE_DEFAULT
, 8,
609 sscreen
->info
.tcc_cache_line_size
);
610 if (!sctx
->wait_mem_scratch
)
614 /* GFX7 cannot unbind a constant buffer (S_BUFFER_LOAD doesn't skip loads
615 * if NUM_RECORDS == 0). We need to use a dummy buffer instead. */
616 if (sctx
->chip_class
== GFX7
) {
617 sctx
->null_const_buf
.buffer
=
618 pipe_aligned_buffer_create(screen
, SI_RESOURCE_FLAG_32BIT
, PIPE_USAGE_DEFAULT
, 16,
619 sctx
->screen
->info
.tcc_cache_line_size
);
620 if (!sctx
->null_const_buf
.buffer
)
622 sctx
->null_const_buf
.buffer_size
= sctx
->null_const_buf
.buffer
->width0
;
624 unsigned start_shader
= sctx
->has_graphics
? 0 : PIPE_SHADER_COMPUTE
;
625 for (shader
= start_shader
; shader
< SI_NUM_SHADERS
; shader
++) {
626 for (i
= 0; i
< SI_NUM_CONST_BUFFERS
; i
++) {
627 sctx
->b
.set_constant_buffer(&sctx
->b
, shader
, i
, &sctx
->null_const_buf
);
631 si_set_rw_buffer(sctx
, SI_HS_CONST_DEFAULT_TESS_LEVELS
, &sctx
->null_const_buf
);
632 si_set_rw_buffer(sctx
, SI_VS_CONST_INSTANCE_DIVISORS
, &sctx
->null_const_buf
);
633 si_set_rw_buffer(sctx
, SI_VS_CONST_CLIP_PLANES
, &sctx
->null_const_buf
);
634 si_set_rw_buffer(sctx
, SI_PS_CONST_POLY_STIPPLE
, &sctx
->null_const_buf
);
635 si_set_rw_buffer(sctx
, SI_PS_CONST_SAMPLE_POSITIONS
, &sctx
->null_const_buf
);
638 uint64_t max_threads_per_block
;
639 screen
->get_compute_param(screen
, PIPE_SHADER_IR_NIR
, PIPE_COMPUTE_CAP_MAX_THREADS_PER_BLOCK
,
640 &max_threads_per_block
);
642 /* The maximum number of scratch waves. Scratch space isn't divided
643 * evenly between CUs. The number is only a function of the number of CUs.
644 * We can decrease the constant to decrease the scratch buffer size.
646 * sctx->scratch_waves must be >= the maximum posible size of
647 * 1 threadgroup, so that the hw doesn't hang from being unable
650 * The recommended value is 4 per CU at most. Higher numbers don't
651 * bring much benefit, but they still occupy chip resources (think
652 * async compute). I've seen ~2% performance difference between 4 and 32.
654 sctx
->scratch_waves
=
655 MAX2(32 * sscreen
->info
.num_good_compute_units
, max_threads_per_block
/ 64);
657 /* Bindless handles. */
658 sctx
->tex_handles
= _mesa_hash_table_create(NULL
, _mesa_hash_pointer
, _mesa_key_pointer_equal
);
659 sctx
->img_handles
= _mesa_hash_table_create(NULL
, _mesa_hash_pointer
, _mesa_key_pointer_equal
);
661 util_dynarray_init(&sctx
->resident_tex_handles
, NULL
);
662 util_dynarray_init(&sctx
->resident_img_handles
, NULL
);
663 util_dynarray_init(&sctx
->resident_tex_needs_color_decompress
, NULL
);
664 util_dynarray_init(&sctx
->resident_img_needs_color_decompress
, NULL
);
665 util_dynarray_init(&sctx
->resident_tex_needs_depth_decompress
, NULL
);
667 sctx
->sample_pos_buffer
=
668 pipe_buffer_create(sctx
->b
.screen
, 0, PIPE_USAGE_DEFAULT
, sizeof(sctx
->sample_positions
));
669 pipe_buffer_write(&sctx
->b
, sctx
->sample_pos_buffer
, 0, sizeof(sctx
->sample_positions
),
670 &sctx
->sample_positions
);
672 /* The remainder of this function initializes the gfx CS and must be last. */
673 assert(sctx
->gfx_cs
->current
.cdw
== 0);
675 if (sctx
->has_graphics
) {
676 si_init_cp_reg_shadowing(sctx
);
679 si_begin_new_gfx_cs(sctx
);
680 assert(sctx
->gfx_cs
->current
.cdw
== sctx
->initial_gfx_cs_size
);
682 /* Initialize per-context buffers. */
683 if (sctx
->wait_mem_scratch
) {
684 si_cp_write_data(sctx
, sctx
->wait_mem_scratch
, 0, 4, V_370_MEM
, V_370_ME
,
685 &sctx
->wait_mem_number
);
688 if (sctx
->chip_class
== GFX7
) {
689 /* Clear the NULL constant buffer, because loads should return zeros.
690 * Note that this forces CP DMA to be used, because clover deadlocks
691 * for some reason when the compute codepath is used.
693 uint32_t clear_value
= 0;
694 si_clear_buffer(sctx
, sctx
->null_const_buf
.buffer
, 0, sctx
->null_const_buf
.buffer
->width0
,
695 &clear_value
, 4, SI_COHERENCY_SHADER
, true);
698 sctx
->initial_gfx_cs_size
= sctx
->gfx_cs
->current
.cdw
;
701 fprintf(stderr
, "radeonsi: Failed to create a context.\n");
702 si_destroy_context(&sctx
->b
);
706 static struct pipe_context
*si_pipe_create_context(struct pipe_screen
*screen
, void *priv
,
709 struct si_screen
*sscreen
= (struct si_screen
*)screen
;
710 struct pipe_context
*ctx
;
713 if (sscreen
->debug_flags
& DBG(CHECK_VM
))
714 flags
|= PIPE_CONTEXT_DEBUG
;
716 ctx
= si_create_context(screen
, flags
);
718 if (!(flags
& PIPE_CONTEXT_PREFER_THREADED
))
721 /* Clover (compute-only) is unsupported. */
722 if (flags
& PIPE_CONTEXT_COMPUTE_ONLY
)
725 /* When shaders are logged to stderr, asynchronous compilation is
727 if (sscreen
->debug_flags
& DBG_ALL_SHADERS
)
730 /* Use asynchronous flushes only on amdgpu, since the radeon
731 * implementation for fence_server_sync is incomplete. */
732 struct pipe_context
* tc
= threaded_context_create(
733 ctx
, &sscreen
->pool_transfers
, si_replace_buffer_storage
,
734 sscreen
->info
.is_amdgpu
? si_create_fence
: NULL
,
735 &((struct si_context
*)ctx
)->tc
);
737 if (tc
&& tc
!= ctx
&& os_get_total_physical_memory(&total_ram
)) {
738 ((struct threaded_context
*) tc
)->bytes_mapped_limit
= total_ram
/ 4;
747 static void si_destroy_screen(struct pipe_screen
*pscreen
)
749 struct si_screen
*sscreen
= (struct si_screen
*)pscreen
;
750 struct si_shader_part
*parts
[] = {sscreen
->vs_prologs
, sscreen
->tcs_epilogs
, sscreen
->gs_prologs
,
751 sscreen
->ps_prologs
, sscreen
->ps_epilogs
};
754 if (!sscreen
->ws
->unref(sscreen
->ws
))
757 if (sscreen
->debug_flags
& DBG(CACHE_STATS
)) {
758 printf("live shader cache: hits = %u, misses = %u\n", sscreen
->live_shader_cache
.hits
,
759 sscreen
->live_shader_cache
.misses
);
760 printf("memory shader cache: hits = %u, misses = %u\n", sscreen
->num_memory_shader_cache_hits
,
761 sscreen
->num_memory_shader_cache_misses
);
762 printf("disk shader cache: hits = %u, misses = %u\n", sscreen
->num_disk_shader_cache_hits
,
763 sscreen
->num_disk_shader_cache_misses
);
766 simple_mtx_destroy(&sscreen
->aux_context_lock
);
768 struct u_log_context
*aux_log
= ((struct si_context
*)sscreen
->aux_context
)->log
;
770 sscreen
->aux_context
->set_log_context(sscreen
->aux_context
, NULL
);
771 u_log_context_destroy(aux_log
);
775 sscreen
->aux_context
->destroy(sscreen
->aux_context
);
777 util_queue_destroy(&sscreen
->shader_compiler_queue
);
778 util_queue_destroy(&sscreen
->shader_compiler_queue_low_priority
);
780 /* Release the reference on glsl types of the compiler threads. */
781 glsl_type_singleton_decref();
783 for (i
= 0; i
< ARRAY_SIZE(sscreen
->compiler
); i
++)
784 si_destroy_compiler(&sscreen
->compiler
[i
]);
786 for (i
= 0; i
< ARRAY_SIZE(sscreen
->compiler_lowp
); i
++)
787 si_destroy_compiler(&sscreen
->compiler_lowp
[i
]);
789 /* Free shader parts. */
790 for (i
= 0; i
< ARRAY_SIZE(parts
); i
++) {
792 struct si_shader_part
*part
= parts
[i
];
794 parts
[i
] = part
->next
;
795 si_shader_binary_clean(&part
->binary
);
799 simple_mtx_destroy(&sscreen
->shader_parts_mutex
);
800 si_destroy_shader_cache(sscreen
);
802 si_destroy_perfcounters(sscreen
);
803 si_gpu_load_kill_thread(sscreen
);
805 simple_mtx_destroy(&sscreen
->gpu_load_mutex
);
807 slab_destroy_parent(&sscreen
->pool_transfers
);
809 disk_cache_destroy(sscreen
->disk_shader_cache
);
810 util_live_shader_cache_deinit(&sscreen
->live_shader_cache
);
811 sscreen
->ws
->destroy(sscreen
->ws
);
815 static void si_init_gs_info(struct si_screen
*sscreen
)
817 sscreen
->gs_table_depth
= ac_get_gs_table_depth(sscreen
->info
.chip_class
, sscreen
->info
.family
);
820 static void si_test_vmfault(struct si_screen
*sscreen
, uint64_t test_flags
)
822 struct pipe_context
*ctx
= sscreen
->aux_context
;
823 struct si_context
*sctx
= (struct si_context
*)ctx
;
824 struct pipe_resource
*buf
= pipe_buffer_create_const0(&sscreen
->b
, 0, PIPE_USAGE_DEFAULT
, 64);
827 puts("Buffer allocation failed.");
831 si_resource(buf
)->gpu_address
= 0; /* cause a VM fault */
833 if (test_flags
& DBG(TEST_VMFAULT_CP
)) {
834 si_cp_dma_copy_buffer(sctx
, buf
, buf
, 0, 4, 4, 0, SI_COHERENCY_NONE
, L2_BYPASS
);
835 ctx
->flush(ctx
, NULL
, 0);
836 puts("VM fault test: CP - done.");
838 if (test_flags
& DBG(TEST_VMFAULT_SDMA
)) {
839 si_sdma_clear_buffer(sctx
, buf
, 0, 4, 0);
840 ctx
->flush(ctx
, NULL
, 0);
841 puts("VM fault test: SDMA - done.");
843 if (test_flags
& DBG(TEST_VMFAULT_SHADER
)) {
844 util_test_constant_buffer(ctx
, buf
);
845 puts("VM fault test: Shader - done.");
850 static void si_test_gds_memory_management(struct si_context
*sctx
, unsigned alloc_size
,
851 unsigned alignment
, enum radeon_bo_domain domain
)
853 struct radeon_winsys
*ws
= sctx
->ws
;
854 struct radeon_cmdbuf
*cs
[8];
855 struct pb_buffer
*gds_bo
[ARRAY_SIZE(cs
)];
857 for (unsigned i
= 0; i
< ARRAY_SIZE(cs
); i
++) {
858 cs
[i
] = ws
->cs_create(sctx
->ctx
, RING_COMPUTE
, NULL
, NULL
, false);
859 gds_bo
[i
] = ws
->buffer_create(ws
, alloc_size
, alignment
, domain
, 0);
863 for (unsigned iterations
= 0; iterations
< 20000; iterations
++) {
864 for (unsigned i
= 0; i
< ARRAY_SIZE(cs
); i
++) {
865 /* This clears GDS with CP DMA.
867 * We don't care if GDS is present. Just add some packet
868 * to make the GPU busy for a moment.
870 si_cp_dma_clear_buffer(
871 sctx
, cs
[i
], NULL
, 0, alloc_size
, 0,
872 SI_CPDMA_SKIP_BO_LIST_UPDATE
| SI_CPDMA_SKIP_CHECK_CS_SPACE
| SI_CPDMA_SKIP_GFX_SYNC
, 0,
875 ws
->cs_add_buffer(cs
[i
], gds_bo
[i
], RADEON_USAGE_READWRITE
, domain
, 0);
876 ws
->cs_flush(cs
[i
], PIPE_FLUSH_ASYNC
, NULL
);
882 static void si_disk_cache_create(struct si_screen
*sscreen
)
884 /* Don't use the cache if shader dumping is enabled. */
885 if (sscreen
->debug_flags
& DBG_ALL_SHADERS
)
888 struct mesa_sha1 ctx
;
889 unsigned char sha1
[20];
890 char cache_id
[20 * 2 + 1];
892 _mesa_sha1_init(&ctx
);
894 if (!disk_cache_get_function_identifier(si_disk_cache_create
, &ctx
) ||
895 !disk_cache_get_function_identifier(LLVMInitializeAMDGPUTargetInfo
, &ctx
))
898 _mesa_sha1_final(&ctx
, sha1
);
899 disk_cache_format_hex_id(cache_id
, sha1
, 20 * 2);
901 /* These flags affect shader compilation. */
902 #define ALL_FLAGS (DBG(GISEL) | DBG(KILL_PS_INF_INTERP))
903 uint64_t shader_debug_flags
= sscreen
->debug_flags
& ALL_FLAGS
;
905 /* Add the high bits of 32-bit addresses, which affects
906 * how 32-bit addresses are expanded to 64 bits.
908 STATIC_ASSERT(ALL_FLAGS
<= UINT_MAX
);
909 assert((int16_t)sscreen
->info
.address32_hi
== (int32_t)sscreen
->info
.address32_hi
);
910 shader_debug_flags
|= (uint64_t)(sscreen
->info
.address32_hi
& 0xffff) << 32;
912 sscreen
->disk_shader_cache
= disk_cache_create(sscreen
->info
.name
, cache_id
, shader_debug_flags
);
915 static void si_set_max_shader_compiler_threads(struct pipe_screen
*screen
, unsigned max_threads
)
917 struct si_screen
*sscreen
= (struct si_screen
*)screen
;
919 /* This function doesn't allow a greater number of threads than
920 * the queue had at its creation. */
921 util_queue_adjust_num_threads(&sscreen
->shader_compiler_queue
, max_threads
);
922 /* Don't change the number of threads on the low priority queue. */
925 static bool si_is_parallel_shader_compilation_finished(struct pipe_screen
*screen
, void *shader
,
926 enum pipe_shader_type shader_type
)
928 struct si_shader_selector
*sel
= (struct si_shader_selector
*)shader
;
930 return util_queue_fence_is_signalled(&sel
->ready
);
933 static struct pipe_screen
*radeonsi_screen_create_impl(struct radeon_winsys
*ws
,
934 const struct pipe_screen_config
*config
)
936 struct si_screen
*sscreen
= CALLOC_STRUCT(si_screen
);
937 unsigned hw_threads
, num_comp_hi_threads
, num_comp_lo_threads
;
945 ws
->query_info(ws
, &sscreen
->info
);
947 if (sscreen
->info
.chip_class
== GFX10_3
&& LLVM_VERSION_MAJOR
< 11) {
948 fprintf(stderr
, "radeonsi: GFX 10.3 requires LLVM 11 or higher\n");
953 if (sscreen
->info
.chip_class
== GFX10
&& LLVM_VERSION_MAJOR
< 9) {
954 fprintf(stderr
, "radeonsi: Navi family support requires LLVM 9 or higher\n");
959 if (sscreen
->info
.chip_class
>= GFX9
) {
960 sscreen
->se_tile_repeat
= 32 * sscreen
->info
.max_se
;
962 ac_get_raster_config(&sscreen
->info
, &sscreen
->pa_sc_raster_config
,
963 &sscreen
->pa_sc_raster_config_1
, &sscreen
->se_tile_repeat
);
966 sscreen
->debug_flags
= debug_get_flags_option("R600_DEBUG", debug_options
, 0);
967 sscreen
->debug_flags
|= debug_get_flags_option("AMD_DEBUG", debug_options
, 0);
968 test_flags
= debug_get_flags_option("AMD_TEST", test_options
, 0);
970 if (sscreen
->debug_flags
& DBG(NO_GFX
))
971 sscreen
->info
.has_graphics
= false;
973 /* Set functions first. */
974 sscreen
->b
.context_create
= si_pipe_create_context
;
975 sscreen
->b
.destroy
= si_destroy_screen
;
976 sscreen
->b
.set_max_shader_compiler_threads
= si_set_max_shader_compiler_threads
;
977 sscreen
->b
.is_parallel_shader_compilation_finished
= si_is_parallel_shader_compilation_finished
;
978 sscreen
->b
.finalize_nir
= si_finalize_nir
;
980 si_init_screen_get_functions(sscreen
);
981 si_init_screen_buffer_functions(sscreen
);
982 si_init_screen_fence_functions(sscreen
);
983 si_init_screen_state_functions(sscreen
);
984 si_init_screen_texture_functions(sscreen
);
985 si_init_screen_query_functions(sscreen
);
986 si_init_screen_live_shader_cache(sscreen
);
988 /* Set these flags in debug_flags early, so that the shader cache takes
991 if (driQueryOptionb(config
->options
, "glsl_correct_derivatives_after_discard"))
992 sscreen
->debug_flags
|= DBG(FS_CORRECT_DERIVS_AFTER_KILL
);
994 if (sscreen
->debug_flags
& DBG(INFO
))
995 ac_print_gpu_info(&sscreen
->info
);
997 slab_create_parent(&sscreen
->pool_transfers
, sizeof(struct si_transfer
), 64);
999 sscreen
->force_aniso
= MIN2(16, debug_get_num_option("R600_TEX_ANISO", -1));
1000 if (sscreen
->force_aniso
== -1) {
1001 sscreen
->force_aniso
= MIN2(16, debug_get_num_option("AMD_TEX_ANISO", -1));
1004 if (sscreen
->force_aniso
>= 0) {
1005 printf("radeonsi: Forcing anisotropy filter to %ix\n",
1006 /* round down to a power of two */
1007 1 << util_logbase2(sscreen
->force_aniso
));
1010 (void)simple_mtx_init(&sscreen
->aux_context_lock
, mtx_plain
);
1011 (void)simple_mtx_init(&sscreen
->gpu_load_mutex
, mtx_plain
);
1013 si_init_gs_info(sscreen
);
1014 if (!si_init_shader_cache(sscreen
)) {
1020 #define OPT_BOOL(name, dflt, description) \
1021 sscreen->options.name = driQueryOptionb(config->options, "radeonsi_" #name);
1022 #include "si_debug_options.h"
1025 if (sscreen
->options
.no_infinite_interp
) {
1026 sscreen
->debug_flags
|= DBG(KILL_PS_INF_INTERP
);
1029 si_disk_cache_create(sscreen
);
1031 /* Determine the number of shader compiler threads. */
1032 hw_threads
= sysconf(_SC_NPROCESSORS_ONLN
);
1034 if (hw_threads
>= 12) {
1035 num_comp_hi_threads
= hw_threads
* 3 / 4;
1036 num_comp_lo_threads
= hw_threads
/ 3;
1037 } else if (hw_threads
>= 6) {
1038 num_comp_hi_threads
= hw_threads
- 2;
1039 num_comp_lo_threads
= hw_threads
/ 2;
1040 } else if (hw_threads
>= 2) {
1041 num_comp_hi_threads
= hw_threads
- 1;
1042 num_comp_lo_threads
= hw_threads
/ 2;
1044 num_comp_hi_threads
= 1;
1045 num_comp_lo_threads
= 1;
1048 num_comp_hi_threads
= MIN2(num_comp_hi_threads
, ARRAY_SIZE(sscreen
->compiler
));
1049 num_comp_lo_threads
= MIN2(num_comp_lo_threads
, ARRAY_SIZE(sscreen
->compiler_lowp
));
1051 /* Take a reference on the glsl types for the compiler threads. */
1052 glsl_type_singleton_init_or_ref();
1054 if (!util_queue_init(
1055 &sscreen
->shader_compiler_queue
, "sh", 64, num_comp_hi_threads
,
1056 UTIL_QUEUE_INIT_RESIZE_IF_FULL
| UTIL_QUEUE_INIT_SET_FULL_THREAD_AFFINITY
)) {
1057 si_destroy_shader_cache(sscreen
);
1059 glsl_type_singleton_decref();
1063 if (!util_queue_init(&sscreen
->shader_compiler_queue_low_priority
, "shlo", 64,
1064 num_comp_lo_threads
,
1065 UTIL_QUEUE_INIT_RESIZE_IF_FULL
| UTIL_QUEUE_INIT_SET_FULL_THREAD_AFFINITY
|
1066 UTIL_QUEUE_INIT_USE_MINIMUM_PRIORITY
)) {
1067 si_destroy_shader_cache(sscreen
);
1069 glsl_type_singleton_decref();
1073 if (!debug_get_bool_option("RADEON_DISABLE_PERFCOUNTERS", false))
1074 si_init_perfcounters(sscreen
);
1076 unsigned prim_discard_vertex_count_threshold
, tmp
;
1077 si_initialize_prim_discard_tunables(sscreen
, false, &prim_discard_vertex_count_threshold
, &tmp
);
1078 /* Compute-shader-based culling doesn't support VBOs in user SGPRs. */
1079 if (prim_discard_vertex_count_threshold
== UINT_MAX
)
1080 sscreen
->num_vbos_in_user_sgprs
= sscreen
->info
.chip_class
>= GFX9
? 5 : 1;
1082 /* Determine tessellation ring info. */
1083 bool double_offchip_buffers
= sscreen
->info
.chip_class
>= GFX7
&&
1084 sscreen
->info
.family
!= CHIP_CARRIZO
&&
1085 sscreen
->info
.family
!= CHIP_STONEY
;
1086 /* This must be one less than the maximum number due to a hw limitation.
1087 * Various hardware bugs need this.
1089 unsigned max_offchip_buffers_per_se
;
1091 if (sscreen
->info
.chip_class
>= GFX10
)
1092 max_offchip_buffers_per_se
= 128;
1093 /* Only certain chips can use the maximum value. */
1094 else if (sscreen
->info
.family
== CHIP_VEGA12
|| sscreen
->info
.family
== CHIP_VEGA20
)
1095 max_offchip_buffers_per_se
= double_offchip_buffers
? 128 : 64;
1097 max_offchip_buffers_per_se
= double_offchip_buffers
? 127 : 63;
1099 unsigned max_offchip_buffers
= max_offchip_buffers_per_se
* sscreen
->info
.max_se
;
1100 unsigned offchip_granularity
;
1102 /* Hawaii has a bug with offchip buffers > 256 that can be worked
1103 * around by setting 4K granularity.
1105 if (sscreen
->info
.family
== CHIP_HAWAII
) {
1106 sscreen
->tess_offchip_block_dw_size
= 4096;
1107 offchip_granularity
= V_03093C_X_4K_DWORDS
;
1109 sscreen
->tess_offchip_block_dw_size
= 8192;
1110 offchip_granularity
= V_03093C_X_8K_DWORDS
;
1113 sscreen
->tess_factor_ring_size
= 32768 * sscreen
->info
.max_se
;
1114 sscreen
->tess_offchip_ring_size
= max_offchip_buffers
* sscreen
->tess_offchip_block_dw_size
* 4;
1116 if (sscreen
->info
.chip_class
>= GFX10_3
) {
1117 sscreen
->vgt_hs_offchip_param
=
1118 S_03093C_OFFCHIP_BUFFERING_GFX103(max_offchip_buffers
- 1) |
1119 S_03093C_OFFCHIP_GRANULARITY_GFX103(offchip_granularity
);
1120 } else if (sscreen
->info
.chip_class
>= GFX7
) {
1121 if (sscreen
->info
.chip_class
>= GFX8
)
1122 --max_offchip_buffers
;
1123 sscreen
->vgt_hs_offchip_param
= S_03093C_OFFCHIP_BUFFERING(max_offchip_buffers
) |
1124 S_03093C_OFFCHIP_GRANULARITY(offchip_granularity
);
1126 assert(offchip_granularity
== V_03093C_X_8K_DWORDS
);
1127 sscreen
->vgt_hs_offchip_param
= S_0089B0_OFFCHIP_BUFFERING(max_offchip_buffers
);
1130 sscreen
->has_draw_indirect_multi
=
1131 (sscreen
->info
.family
>= CHIP_POLARIS10
) ||
1132 (sscreen
->info
.chip_class
== GFX8
&& sscreen
->info
.pfp_fw_version
>= 121 &&
1133 sscreen
->info
.me_fw_version
>= 87) ||
1134 (sscreen
->info
.chip_class
== GFX7
&& sscreen
->info
.pfp_fw_version
>= 211 &&
1135 sscreen
->info
.me_fw_version
>= 173) ||
1136 (sscreen
->info
.chip_class
== GFX6
&& sscreen
->info
.pfp_fw_version
>= 79 &&
1137 sscreen
->info
.me_fw_version
>= 142);
1139 sscreen
->has_out_of_order_rast
=
1140 sscreen
->info
.has_out_of_order_rast
&& !(sscreen
->debug_flags
& DBG(NO_OUT_OF_ORDER
));
1141 sscreen
->assume_no_z_fights
= driQueryOptionb(config
->options
, "radeonsi_assume_no_z_fights") ||
1142 driQueryOptionb(config
->options
, "allow_draw_out_of_order");
1143 sscreen
->commutative_blend_add
=
1144 driQueryOptionb(config
->options
, "radeonsi_commutative_blend_add") ||
1145 driQueryOptionb(config
->options
, "allow_draw_out_of_order");
1147 sscreen
->use_ngg
= sscreen
->info
.chip_class
>= GFX10
&& sscreen
->info
.family
!= CHIP_NAVI14
&&
1148 !(sscreen
->debug_flags
& DBG(NO_NGG
));
1149 sscreen
->use_ngg_culling
= sscreen
->use_ngg
&& !(sscreen
->debug_flags
& DBG(NO_NGG_CULLING
));
1150 sscreen
->always_use_ngg_culling_all
=
1151 sscreen
->use_ngg_culling
&& sscreen
->debug_flags
& DBG(ALWAYS_NGG_CULLING_ALL
);
1152 sscreen
->always_use_ngg_culling_tess
=
1153 sscreen
->use_ngg_culling
&& sscreen
->debug_flags
& DBG(ALWAYS_NGG_CULLING_TESS
);
1154 sscreen
->use_ngg_streamout
= false;
1156 /* Only enable primitive binning on APUs by default. */
1157 if (sscreen
->info
.chip_class
>= GFX10
) {
1158 sscreen
->dpbb_allowed
= true;
1159 /* DFSM is not supported on GFX 10.3 and not beneficial on Navi1x. */
1160 } else if (sscreen
->info
.chip_class
== GFX9
) {
1161 sscreen
->dpbb_allowed
= !sscreen
->info
.has_dedicated_vram
;
1162 sscreen
->dfsm_allowed
= !sscreen
->info
.has_dedicated_vram
;
1165 /* Process DPBB enable flags. */
1166 if (sscreen
->debug_flags
& DBG(DPBB
)) {
1167 sscreen
->dpbb_allowed
= true;
1168 if (sscreen
->debug_flags
& DBG(DFSM
))
1169 sscreen
->dfsm_allowed
= true;
1172 /* Process DPBB disable flags. */
1173 if (sscreen
->debug_flags
& DBG(NO_DPBB
)) {
1174 sscreen
->dpbb_allowed
= false;
1175 sscreen
->dfsm_allowed
= false;
1176 } else if (sscreen
->debug_flags
& DBG(NO_DFSM
)) {
1177 sscreen
->dfsm_allowed
= false;
1180 /* While it would be nice not to have this flag, we are constrained
1181 * by the reality that LLVM 9.0 has buggy VGPR indexing on GFX9.
1183 sscreen
->llvm_has_working_vgpr_indexing
= sscreen
->info
.chip_class
!= GFX9
;
1185 sscreen
->dcc_msaa_allowed
= !(sscreen
->debug_flags
& DBG(NO_DCC_MSAA
));
1187 (void)simple_mtx_init(&sscreen
->shader_parts_mutex
, mtx_plain
);
1188 sscreen
->use_monolithic_shaders
= (sscreen
->debug_flags
& DBG(MONOLITHIC_SHADERS
)) != 0;
1190 sscreen
->barrier_flags
.cp_to_L2
= SI_CONTEXT_INV_SCACHE
| SI_CONTEXT_INV_VCACHE
;
1191 if (sscreen
->info
.chip_class
<= GFX8
) {
1192 sscreen
->barrier_flags
.cp_to_L2
|= SI_CONTEXT_INV_L2
;
1193 sscreen
->barrier_flags
.L2_to_cp
|= SI_CONTEXT_WB_L2
;
1196 if (debug_get_bool_option("RADEON_DUMP_SHADERS", false))
1197 sscreen
->debug_flags
|= DBG_ALL_SHADERS
;
1204 * That means 8 coverage samples, 4 Z/S samples, and 2 color samples.
1206 * s >= z >= c (ignoring this only wastes memory)
1211 * Only MSAA color and depth buffers are overriden.
1213 if (sscreen
->info
.has_eqaa_surface_allocator
) {
1214 const char *eqaa
= debug_get_option("EQAA", NULL
);
1217 if (eqaa
&& sscanf(eqaa
, "%u,%u,%u", &s
, &z
, &f
) == 3 && s
&& z
&& f
) {
1218 sscreen
->eqaa_force_coverage_samples
= s
;
1219 sscreen
->eqaa_force_z_samples
= z
;
1220 sscreen
->eqaa_force_color_samples
= f
;
1224 sscreen
->ge_wave_size
= 64;
1225 sscreen
->ps_wave_size
= 64;
1226 sscreen
->compute_wave_size
= 64;
1228 if (sscreen
->info
.chip_class
>= GFX10
) {
1229 /* Pixel shaders: Wave64 is always fastest.
1230 * Vertex shaders: Wave64 is probably better, because:
1231 * - greater chance of L0 cache hits, because more threads are assigned
1233 * - scalar instructions are only executed once for 64 threads instead of twice
1234 * - VGPR allocation granularity is half of Wave32, so 1 Wave64 can
1235 * sometimes use fewer VGPRs than 2 Wave32
1236 * - TessMark X64 with NGG culling is faster with Wave64
1238 if (sscreen
->debug_flags
& DBG(W32_GE
))
1239 sscreen
->ge_wave_size
= 32;
1240 if (sscreen
->debug_flags
& DBG(W32_PS
))
1241 sscreen
->ps_wave_size
= 32;
1242 if (sscreen
->debug_flags
& DBG(W32_CS
))
1243 sscreen
->compute_wave_size
= 32;
1245 if (sscreen
->debug_flags
& DBG(W64_GE
))
1246 sscreen
->ge_wave_size
= 64;
1247 if (sscreen
->debug_flags
& DBG(W64_PS
))
1248 sscreen
->ps_wave_size
= 64;
1249 if (sscreen
->debug_flags
& DBG(W64_CS
))
1250 sscreen
->compute_wave_size
= 64;
1253 /* Create the auxiliary context. This must be done last. */
1254 sscreen
->aux_context
= si_create_context(
1255 &sscreen
->b
, (sscreen
->options
.aux_debug
? PIPE_CONTEXT_DEBUG
: 0) |
1256 (sscreen
->info
.has_graphics
? 0 : PIPE_CONTEXT_COMPUTE_ONLY
));
1257 if (sscreen
->options
.aux_debug
) {
1258 struct u_log_context
*log
= CALLOC_STRUCT(u_log_context
);
1259 u_log_context_init(log
);
1260 sscreen
->aux_context
->set_log_context(sscreen
->aux_context
, log
);
1263 if (test_flags
& DBG(TEST_DMA
))
1264 si_test_dma(sscreen
);
1266 if (test_flags
& DBG(TEST_DMA_PERF
)) {
1267 si_test_dma_perf(sscreen
);
1270 if (test_flags
& (DBG(TEST_VMFAULT_CP
) | DBG(TEST_VMFAULT_SDMA
) | DBG(TEST_VMFAULT_SHADER
)))
1271 si_test_vmfault(sscreen
, test_flags
);
1273 if (test_flags
& DBG(TEST_GDS
))
1274 si_test_gds((struct si_context
*)sscreen
->aux_context
);
1276 if (test_flags
& DBG(TEST_GDS_MM
)) {
1277 si_test_gds_memory_management((struct si_context
*)sscreen
->aux_context
, 32 * 1024, 4,
1280 if (test_flags
& DBG(TEST_GDS_OA_MM
)) {
1281 si_test_gds_memory_management((struct si_context
*)sscreen
->aux_context
, 4, 1,
1285 ac_print_shadowed_regs(&sscreen
->info
);
1287 STATIC_ASSERT(sizeof(union si_vgt_stages_key
) == 4);
1291 struct pipe_screen
*radeonsi_screen_create(int fd
, const struct pipe_screen_config
*config
)
1293 drmVersionPtr version
= drmGetVersion(fd
);
1294 struct radeon_winsys
*rw
= NULL
;
1296 switch (version
->version_major
) {
1298 rw
= radeon_drm_winsys_create(fd
, config
, radeonsi_screen_create_impl
);
1301 rw
= amdgpu_winsys_create(fd
, config
, radeonsi_screen_create_impl
);
1305 drmFreeVersion(version
);
1306 return rw
? rw
->screen
: NULL
;