2 * Copyright 2012 Advanced Micro Devices, Inc.
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * on the rights to use, copy, modify, merge, publish, distribute, sub
9 * license, and/or sell copies of the Software, and to permit persons to whom
10 * the Software is furnished to do so, subject to the following conditions:
12 * The above copyright notice and this permission notice (including the next
13 * paragraph) shall be included in all copies or substantial portions of the
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
20 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
21 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
22 * USE OR OTHER DEALINGS IN THE SOFTWARE.
28 #include "radeon/radeon_winsys.h"
30 #define SI_PM4_MAX_DW 176
31 #define SI_PM4_MAX_BO 3
36 /* State atoms are callbacks which write a sequence of packets into a GPU
37 * command buffer (AKA indirect buffer, AKA IB, AKA command stream, AKA CS).
40 void (*emit
)(struct si_context
*ctx
);
45 /* optional indirect buffer */
46 struct si_resource
*indirect_buffer
;
48 /* PKT3_SET_*_REG handling */
53 /* commands for the DE */
55 uint32_t pm4
[SI_PM4_MAX_DW
];
57 /* BO's referenced by this state */
59 struct si_resource
*bo
[SI_PM4_MAX_BO
];
60 enum radeon_bo_usage bo_usage
[SI_PM4_MAX_BO
];
61 enum radeon_bo_priority bo_priority
[SI_PM4_MAX_BO
];
63 /* For shader states only */
64 struct si_shader
*shader
;
68 void si_pm4_cmd_begin(struct si_pm4_state
*state
, unsigned opcode
);
69 void si_pm4_cmd_add(struct si_pm4_state
*state
, uint32_t dw
);
70 void si_pm4_cmd_end(struct si_pm4_state
*state
, bool predicate
);
72 void si_pm4_set_reg(struct si_pm4_state
*state
, unsigned reg
, uint32_t val
);
73 void si_pm4_add_bo(struct si_pm4_state
*state
,
74 struct si_resource
*bo
,
75 enum radeon_bo_usage usage
,
76 enum radeon_bo_priority priority
);
77 void si_pm4_upload_indirect_buffer(struct si_context
*sctx
,
78 struct si_pm4_state
*state
);
80 void si_pm4_clear_state(struct si_pm4_state
*state
);
81 void si_pm4_free_state(struct si_context
*sctx
,
82 struct si_pm4_state
*state
,
85 void si_pm4_emit(struct si_context
*sctx
, struct si_pm4_state
*state
);
86 void si_pm4_reset_emitted(struct si_context
*sctx
);