projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
radeonsi: revert a wrong DB bug workaround for VI
[mesa.git] / src / gallium / drivers / radeonsi / si_state.c
1 /*
2 * Copyright 2012 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Christian König <christian.koenig@amd.com>
25 */
26
27 #include "si_pipe.h"
28 #include "si_shader.h"
29 #include "sid.h"
30 #include "radeon/r600_cs.h"
31
32 #include "util/u_format.h"
33 #include "util/u_format_s3tc.h"
34 #include "util/u_memory.h"
35 #include "util/u_pstipple.h"
36
37 static void si_init_atom(struct r600_atom *atom, struct r600_atom **list_elem,
38 void (*emit)(struct si_context *ctx, struct r600_atom *state),
39 unsigned num_dw)
40 {
41 atom->emit = (void*)emit;
42 atom->num_dw = num_dw;
43 atom->dirty = false;
44 *list_elem = atom;
45 }
46
47 unsigned si_array_mode(unsigned mode)
48 {
49 switch (mode) {
50 case RADEON_SURF_MODE_LINEAR_ALIGNED:
51 return V_009910_ARRAY_LINEAR_ALIGNED;
52 case RADEON_SURF_MODE_1D:
53 return V_009910_ARRAY_1D_TILED_THIN1;
54 case RADEON_SURF_MODE_2D:
55 return V_009910_ARRAY_2D_TILED_THIN1;
56 default:
57 case RADEON_SURF_MODE_LINEAR:
58 return V_009910_ARRAY_LINEAR_GENERAL;
59 }
60 }
61
62 uint32_t si_num_banks(struct si_screen *sscreen, struct r600_texture *tex)
63 {
64 if (sscreen->b.chip_class >= CIK &&
65 sscreen->b.info.cik_macrotile_mode_array_valid) {
66 unsigned index, tileb;
67
68 tileb = 8 * 8 * tex->surface.bpe;
69 tileb = MIN2(tex->surface.tile_split, tileb);
70
71 for (index = 0; tileb > 64; index++) {
72 tileb >>= 1;
73 }
74 assert(index < 16);
75
76 return (sscreen->b.info.cik_macrotile_mode_array[index] >> 6) & 0x3;
77 }
78
79 if (sscreen->b.chip_class == SI &&
80 sscreen->b.info.si_tile_mode_array_valid) {
81 /* Don't use stencil_tiling_index, because num_banks is always
82 * read from the depth mode. */
83 unsigned tile_mode_index = tex->surface.tiling_index[0];
84 assert(tile_mode_index < 32);
85
86 return G_009910_NUM_BANKS(sscreen->b.info.si_tile_mode_array[tile_mode_index]);
87 }
88
89 /* The old way. */
90 switch (sscreen->b.tiling_info.num_banks) {
91 case 2:
92 return V_02803C_ADDR_SURF_2_BANK;
93 case 4:
94 return V_02803C_ADDR_SURF_4_BANK;
95 case 8:
96 default:
97 return V_02803C_ADDR_SURF_8_BANK;
98 case 16:
99 return V_02803C_ADDR_SURF_16_BANK;
100 }
101 }
102
103 unsigned cik_tile_split(unsigned tile_split)
104 {
105 switch (tile_split) {
106 case 64:
107 tile_split = V_028040_ADDR_SURF_TILE_SPLIT_64B;
108 break;
109 case 128:
110 tile_split = V_028040_ADDR_SURF_TILE_SPLIT_128B;
111 break;
112 case 256:
113 tile_split = V_028040_ADDR_SURF_TILE_SPLIT_256B;
114 break;
115 case 512:
116 tile_split = V_028040_ADDR_SURF_TILE_SPLIT_512B;
117 break;
118 default:
119 case 1024:
120 tile_split = V_028040_ADDR_SURF_TILE_SPLIT_1KB;
121 break;
122 case 2048:
123 tile_split = V_028040_ADDR_SURF_TILE_SPLIT_2KB;
124 break;
125 case 4096:
126 tile_split = V_028040_ADDR_SURF_TILE_SPLIT_4KB;
127 break;
128 }
129 return tile_split;
130 }
131
132 unsigned cik_macro_tile_aspect(unsigned macro_tile_aspect)
133 {
134 switch (macro_tile_aspect) {
135 default:
136 case 1:
137 macro_tile_aspect = V_02803C_ADDR_SURF_MACRO_ASPECT_1;
138 break;
139 case 2:
140 macro_tile_aspect = V_02803C_ADDR_SURF_MACRO_ASPECT_2;
141 break;
142 case 4:
143 macro_tile_aspect = V_02803C_ADDR_SURF_MACRO_ASPECT_4;
144 break;
145 case 8:
146 macro_tile_aspect = V_02803C_ADDR_SURF_MACRO_ASPECT_8;
147 break;
148 }
149 return macro_tile_aspect;
150 }
151
152 unsigned cik_bank_wh(unsigned bankwh)
153 {
154 switch (bankwh) {
155 default:
156 case 1:
157 bankwh = V_02803C_ADDR_SURF_BANK_WIDTH_1;
158 break;
159 case 2:
160 bankwh = V_02803C_ADDR_SURF_BANK_WIDTH_2;
161 break;
162 case 4:
163 bankwh = V_02803C_ADDR_SURF_BANK_WIDTH_4;
164 break;
165 case 8:
166 bankwh = V_02803C_ADDR_SURF_BANK_WIDTH_8;
167 break;
168 }
169 return bankwh;
170 }
171
172 unsigned cik_db_pipe_config(struct si_screen *sscreen, unsigned tile_mode)
173 {
174 if (sscreen->b.info.si_tile_mode_array_valid) {
175 uint32_t gb_tile_mode = sscreen->b.info.si_tile_mode_array[tile_mode];
176
177 return G_009910_PIPE_CONFIG(gb_tile_mode);
178 }
179
180 /* This is probably broken for a lot of chips, but it's only used
181 * if the kernel cannot return the tile mode array for CIK. */
182 switch (sscreen->b.info.r600_num_tile_pipes) {
183 case 16:
184 return V_02803C_X_ADDR_SURF_P16_32X32_16X16;
185 case 8:
186 return V_02803C_X_ADDR_SURF_P8_32X32_16X16;
187 case 4:
188 default:
189 if (sscreen->b.info.r600_num_backends == 4)
190 return V_02803C_X_ADDR_SURF_P4_16X16;
191 else
192 return V_02803C_X_ADDR_SURF_P4_8X16;
193 case 2:
194 return V_02803C_ADDR_SURF_P2;
195 }
196 }
197
198 static unsigned si_map_swizzle(unsigned swizzle)
199 {
200 switch (swizzle) {
201 case UTIL_FORMAT_SWIZZLE_Y:
202 return V_008F0C_SQ_SEL_Y;
203 case UTIL_FORMAT_SWIZZLE_Z:
204 return V_008F0C_SQ_SEL_Z;
205 case UTIL_FORMAT_SWIZZLE_W:
206 return V_008F0C_SQ_SEL_W;
207 case UTIL_FORMAT_SWIZZLE_0:
208 return V_008F0C_SQ_SEL_0;
209 case UTIL_FORMAT_SWIZZLE_1:
210 return V_008F0C_SQ_SEL_1;
211 default: /* UTIL_FORMAT_SWIZZLE_X */
212 return V_008F0C_SQ_SEL_X;
213 }
214 }
215
216 static uint32_t S_FIXED(float value, uint32_t frac_bits)
217 {
218 return value * (1 << frac_bits);
219 }
220
221 /* 12.4 fixed-point */
222 static unsigned si_pack_float_12p4(float x)
223 {
224 return x <= 0 ? 0 :
225 x >= 4096 ? 0xffff : x * 16;
226 }
227
228 /*
229 * Inferred framebuffer and blender state.
230 *
231 * One of the reasons this must be derived from the framebuffer state is that:
232 * - The blend state mask is 0xf most of the time.
233 * - The COLOR1 format isn't INVALID because of possible dual-source blending,
234 * so COLOR1 is enabled pretty much all the time.
235 * So CB_TARGET_MASK is the only register that can disable COLOR1.
236 */
237 static void si_update_fb_blend_state(struct si_context *sctx)
238 {
239 struct si_pm4_state *pm4;
240 struct si_state_blend *blend = sctx->queued.named.blend;
241 uint32_t mask = 0, i;
242
243 if (blend == NULL)
244 return;
245
246 pm4 = CALLOC_STRUCT(si_pm4_state);
247 if (pm4 == NULL)
248 return;
249
250 for (i = 0; i < sctx->framebuffer.state.nr_cbufs; i++)
251 if (sctx->framebuffer.state.cbufs[i])
252 mask |= 0xf << (4*i);
253 mask &= blend->cb_target_mask;
254
255 si_pm4_set_reg(pm4, R_028238_CB_TARGET_MASK, mask);
256 si_pm4_set_state(sctx, fb_blend, pm4);
257 }
258
259 /*
260 * Blender functions
261 */
262
263 static uint32_t si_translate_blend_function(int blend_func)
264 {
265 switch (blend_func) {
266 case PIPE_BLEND_ADD:
267 return V_028780_COMB_DST_PLUS_SRC;
268 case PIPE_BLEND_SUBTRACT:
269 return V_028780_COMB_SRC_MINUS_DST;
270 case PIPE_BLEND_REVERSE_SUBTRACT:
271 return V_028780_COMB_DST_MINUS_SRC;
272 case PIPE_BLEND_MIN:
273 return V_028780_COMB_MIN_DST_SRC;
274 case PIPE_BLEND_MAX:
275 return V_028780_COMB_MAX_DST_SRC;
276 default:
277 R600_ERR("Unknown blend function %d\n", blend_func);
278 assert(0);
279 break;
280 }
281 return 0;
282 }
283
284 static uint32_t si_translate_blend_factor(int blend_fact)
285 {
286 switch (blend_fact) {
287 case PIPE_BLENDFACTOR_ONE:
288 return V_028780_BLEND_ONE;
289 case PIPE_BLENDFACTOR_SRC_COLOR:
290 return V_028780_BLEND_SRC_COLOR;
291 case PIPE_BLENDFACTOR_SRC_ALPHA:
292 return V_028780_BLEND_SRC_ALPHA;
293 case PIPE_BLENDFACTOR_DST_ALPHA:
294 return V_028780_BLEND_DST_ALPHA;
295 case PIPE_BLENDFACTOR_DST_COLOR:
296 return V_028780_BLEND_DST_COLOR;
297 case PIPE_BLENDFACTOR_SRC_ALPHA_SATURATE:
298 return V_028780_BLEND_SRC_ALPHA_SATURATE;
299 case PIPE_BLENDFACTOR_CONST_COLOR:
300 return V_028780_BLEND_CONSTANT_COLOR;
301 case PIPE_BLENDFACTOR_CONST_ALPHA:
302 return V_028780_BLEND_CONSTANT_ALPHA;
303 case PIPE_BLENDFACTOR_ZERO:
304 return V_028780_BLEND_ZERO;
305 case PIPE_BLENDFACTOR_INV_SRC_COLOR:
306 return V_028780_BLEND_ONE_MINUS_SRC_COLOR;
307 case PIPE_BLENDFACTOR_INV_SRC_ALPHA:
308 return V_028780_BLEND_ONE_MINUS_SRC_ALPHA;
309 case PIPE_BLENDFACTOR_INV_DST_ALPHA:
310 return V_028780_BLEND_ONE_MINUS_DST_ALPHA;
311 case PIPE_BLENDFACTOR_INV_DST_COLOR:
312 return V_028780_BLEND_ONE_MINUS_DST_COLOR;
313 case PIPE_BLENDFACTOR_INV_CONST_COLOR:
314 return V_028780_BLEND_ONE_MINUS_CONSTANT_COLOR;
315 case PIPE_BLENDFACTOR_INV_CONST_ALPHA:
316 return V_028780_BLEND_ONE_MINUS_CONSTANT_ALPHA;
317 case PIPE_BLENDFACTOR_SRC1_COLOR:
318 return V_028780_BLEND_SRC1_COLOR;
319 case PIPE_BLENDFACTOR_SRC1_ALPHA:
320 return V_028780_BLEND_SRC1_ALPHA;
321 case PIPE_BLENDFACTOR_INV_SRC1_COLOR:
322 return V_028780_BLEND_INV_SRC1_COLOR;
323 case PIPE_BLENDFACTOR_INV_SRC1_ALPHA:
324 return V_028780_BLEND_INV_SRC1_ALPHA;
325 default:
326 R600_ERR("Bad blend factor %d not supported!\n", blend_fact);
327 assert(0);
328 break;
329 }
330 return 0;
331 }
332
333 static void *si_create_blend_state_mode(struct pipe_context *ctx,
334 const struct pipe_blend_state *state,
335 unsigned mode)
336 {
337 struct si_state_blend *blend = CALLOC_STRUCT(si_state_blend);
338 struct si_pm4_state *pm4 = &blend->pm4;
339
340 uint32_t color_control = 0;
341
342 if (blend == NULL)
343 return NULL;
344
345 blend->alpha_to_one = state->alpha_to_one;
346
347 if (state->logicop_enable) {
348 color_control |= S_028808_ROP3(state->logicop_func | (state->logicop_func << 4));
349 } else {
350 color_control |= S_028808_ROP3(0xcc);
351 }
352
353 si_pm4_set_reg(pm4, R_028B70_DB_ALPHA_TO_MASK,
354 S_028B70_ALPHA_TO_MASK_ENABLE(state->alpha_to_coverage) |
355 S_028B70_ALPHA_TO_MASK_OFFSET0(2) |
356 S_028B70_ALPHA_TO_MASK_OFFSET1(2) |
357 S_028B70_ALPHA_TO_MASK_OFFSET2(2) |
358 S_028B70_ALPHA_TO_MASK_OFFSET3(2));
359
360 blend->cb_target_mask = 0;
361 for (int i = 0; i < 8; i++) {
362 /* state->rt entries > 0 only written if independent blending */
363 const int j = state->independent_blend_enable ? i : 0;
364
365 unsigned eqRGB = state->rt[j].rgb_func;
366 unsigned srcRGB = state->rt[j].rgb_src_factor;
367 unsigned dstRGB = state->rt[j].rgb_dst_factor;
368 unsigned eqA = state->rt[j].alpha_func;
369 unsigned srcA = state->rt[j].alpha_src_factor;
370 unsigned dstA = state->rt[j].alpha_dst_factor;
371
372 unsigned blend_cntl = 0;
373
374 /* we pretend 8 buffer are used, CB_SHADER_MASK will disable unused one */
375 blend->cb_target_mask |= state->rt[j].colormask << (4 * i);
376
377 if (!state->rt[j].blend_enable) {
378 si_pm4_set_reg(pm4, R_028780_CB_BLEND0_CONTROL + i * 4, blend_cntl);
379 continue;
380 }
381
382 blend_cntl |= S_028780_ENABLE(1);
383 blend_cntl |= S_028780_COLOR_COMB_FCN(si_translate_blend_function(eqRGB));
384 blend_cntl |= S_028780_COLOR_SRCBLEND(si_translate_blend_factor(srcRGB));
385 blend_cntl |= S_028780_COLOR_DESTBLEND(si_translate_blend_factor(dstRGB));
386
387 if (srcA != srcRGB || dstA != dstRGB || eqA != eqRGB) {
388 blend_cntl |= S_028780_SEPARATE_ALPHA_BLEND(1);
389 blend_cntl |= S_028780_ALPHA_COMB_FCN(si_translate_blend_function(eqA));
390 blend_cntl |= S_028780_ALPHA_SRCBLEND(si_translate_blend_factor(srcA));
391 blend_cntl |= S_028780_ALPHA_DESTBLEND(si_translate_blend_factor(dstA));
392 }
393 si_pm4_set_reg(pm4, R_028780_CB_BLEND0_CONTROL + i * 4, blend_cntl);
394 }
395
396 if (blend->cb_target_mask) {
397 color_control |= S_028808_MODE(mode);
398 } else {
399 color_control |= S_028808_MODE(V_028808_CB_DISABLE);
400 }
401 si_pm4_set_reg(pm4, R_028808_CB_COLOR_CONTROL, color_control);
402
403 return blend;
404 }
405
406 static void *si_create_blend_state(struct pipe_context *ctx,
407 const struct pipe_blend_state *state)
408 {
409 return si_create_blend_state_mode(ctx, state, V_028808_CB_NORMAL);
410 }
411
412 static void si_bind_blend_state(struct pipe_context *ctx, void *state)
413 {
414 struct si_context *sctx = (struct si_context *)ctx;
415 si_pm4_bind_state(sctx, blend, (struct si_state_blend *)state);
416 si_update_fb_blend_state(sctx);
417 }
418
419 static void si_delete_blend_state(struct pipe_context *ctx, void *state)
420 {
421 struct si_context *sctx = (struct si_context *)ctx;
422 si_pm4_delete_state(sctx, blend, (struct si_state_blend *)state);
423 }
424
425 static void si_set_blend_color(struct pipe_context *ctx,
426 const struct pipe_blend_color *state)
427 {
428 struct si_context *sctx = (struct si_context *)ctx;
429 struct si_pm4_state *pm4 = CALLOC_STRUCT(si_pm4_state);
430
431 if (pm4 == NULL)
432 return;
433
434 si_pm4_set_reg(pm4, R_028414_CB_BLEND_RED, fui(state->color[0]));
435 si_pm4_set_reg(pm4, R_028418_CB_BLEND_GREEN, fui(state->color[1]));
436 si_pm4_set_reg(pm4, R_02841C_CB_BLEND_BLUE, fui(state->color[2]));
437 si_pm4_set_reg(pm4, R_028420_CB_BLEND_ALPHA, fui(state->color[3]));
438
439 si_pm4_set_state(sctx, blend_color, pm4);
440 }
441
442 /*
443 * Clipping, scissors and viewport
444 */
445
446 static void si_set_clip_state(struct pipe_context *ctx,
447 const struct pipe_clip_state *state)
448 {
449 struct si_context *sctx = (struct si_context *)ctx;
450 struct si_pm4_state *pm4 = CALLOC_STRUCT(si_pm4_state);
451 struct pipe_constant_buffer cb;
452
453 if (pm4 == NULL)
454 return;
455
456 for (int i = 0; i < 6; i++) {
457 si_pm4_set_reg(pm4, R_0285BC_PA_CL_UCP_0_X + i * 16,
458 fui(state->ucp[i][0]));
459 si_pm4_set_reg(pm4, R_0285C0_PA_CL_UCP_0_Y + i * 16,
460 fui(state->ucp[i][1]));
461 si_pm4_set_reg(pm4, R_0285C4_PA_CL_UCP_0_Z + i * 16,
462 fui(state->ucp[i][2]));
463 si_pm4_set_reg(pm4, R_0285C8_PA_CL_UCP_0_W + i * 16,
464 fui(state->ucp[i][3]));
465 }
466
467 cb.buffer = NULL;
468 cb.user_buffer = state->ucp;
469 cb.buffer_offset = 0;
470 cb.buffer_size = 4*4*8;
471 ctx->set_constant_buffer(ctx, PIPE_SHADER_VERTEX, SI_DRIVER_STATE_CONST_BUF, &cb);
472 pipe_resource_reference(&cb.buffer, NULL);
473
474 si_pm4_set_state(sctx, clip, pm4);
475 }
476
477 #define SIX_BITS 0x3F
478
479 static void si_emit_clip_regs(struct si_context *sctx, struct r600_atom *atom)
480 {
481 struct radeon_winsys_cs *cs = sctx->b.rings.gfx.cs;
482 struct tgsi_shader_info *info = si_get_vs_info(sctx);
483 unsigned window_space =
484 info->properties[TGSI_PROPERTY_VS_WINDOW_SPACE_POSITION];
485 unsigned clipdist_mask =
486 info->writes_clipvertex ? SIX_BITS : info->clipdist_writemask;
487
488 r600_write_context_reg(cs, R_02881C_PA_CL_VS_OUT_CNTL,
489 S_02881C_USE_VTX_POINT_SIZE(info->writes_psize) |
490 S_02881C_USE_VTX_EDGE_FLAG(info->writes_edgeflag) |
491 S_02881C_USE_VTX_RENDER_TARGET_INDX(info->writes_layer) |
492 S_02881C_USE_VTX_VIEWPORT_INDX(info->writes_viewport_index) |
493 S_02881C_VS_OUT_CCDIST0_VEC_ENA((clipdist_mask & 0x0F) != 0) |
494 S_02881C_VS_OUT_CCDIST1_VEC_ENA((clipdist_mask & 0xF0) != 0) |
495 S_02881C_VS_OUT_MISC_VEC_ENA(info->writes_psize ||
496 info->writes_edgeflag ||
497 info->writes_layer ||
498 info->writes_viewport_index) |
499 S_02881C_VS_OUT_MISC_SIDE_BUS_ENA(1) |
500 (sctx->queued.named.rasterizer->clip_plane_enable &
501 clipdist_mask));
502 r600_write_context_reg(cs, R_028810_PA_CL_CLIP_CNTL,
503 sctx->queued.named.rasterizer->pa_cl_clip_cntl |
504 (clipdist_mask ? 0 :
505 sctx->queued.named.rasterizer->clip_plane_enable & SIX_BITS) |
506 S_028810_CLIP_DISABLE(window_space));
507 }
508
509 static void si_set_scissor_states(struct pipe_context *ctx,
510 unsigned start_slot,
511 unsigned num_scissors,
512 const struct pipe_scissor_state *state)
513 {
514 struct si_context *sctx = (struct si_context *)ctx;
515 struct si_state_scissor *scissor;
516 struct si_pm4_state *pm4;
517 int i;
518
519 for (i = start_slot; i < start_slot + num_scissors; i++) {
520 int idx = i - start_slot;
521 int offset = i * 4 * 2;
522
523 scissor = CALLOC_STRUCT(si_state_scissor);
524 if (scissor == NULL)
525 return;
526 pm4 = &scissor->pm4;
527 scissor->scissor = state[idx];
528 si_pm4_set_reg(pm4, R_028250_PA_SC_VPORT_SCISSOR_0_TL + offset,
529 S_028250_TL_X(state[idx].minx) | S_028250_TL_Y(state[idx].miny) |
530 S_028250_WINDOW_OFFSET_DISABLE(1));
531 si_pm4_set_reg(pm4, R_028254_PA_SC_VPORT_SCISSOR_0_BR + offset,
532 S_028254_BR_X(state[idx].maxx) | S_028254_BR_Y(state[idx].maxy));
533 si_pm4_set_state(sctx, scissor[i], scissor);
534 }
535 }
536
537 static void si_set_viewport_states(struct pipe_context *ctx,
538 unsigned start_slot,
539 unsigned num_viewports,
540 const struct pipe_viewport_state *state)
541 {
542 struct si_context *sctx = (struct si_context *)ctx;
543 struct si_state_viewport *viewport;
544 struct si_pm4_state *pm4;
545 int i;
546
547 for (i = start_slot; i < start_slot + num_viewports; i++) {
548 int idx = i - start_slot;
549 int offset = i * 4 * 6;
550
551 viewport = CALLOC_STRUCT(si_state_viewport);
552 if (!viewport)
553 return;
554 pm4 = &viewport->pm4;
555
556 viewport->viewport = state[idx];
557 si_pm4_set_reg(pm4, R_02843C_PA_CL_VPORT_XSCALE + offset, fui(state[idx].scale[0]));
558 si_pm4_set_reg(pm4, R_028440_PA_CL_VPORT_XOFFSET + offset, fui(state[idx].translate[0]));
559 si_pm4_set_reg(pm4, R_028444_PA_CL_VPORT_YSCALE + offset, fui(state[idx].scale[1]));
560 si_pm4_set_reg(pm4, R_028448_PA_CL_VPORT_YOFFSET + offset, fui(state[idx].translate[1]));
561 si_pm4_set_reg(pm4, R_02844C_PA_CL_VPORT_ZSCALE + offset, fui(state[idx].scale[2]));
562 si_pm4_set_reg(pm4, R_028450_PA_CL_VPORT_ZOFFSET + offset, fui(state[idx].translate[2]));
563
564 si_pm4_set_state(sctx, viewport[i], viewport);
565 }
566 }
567
568 /*
569 * inferred state between framebuffer and rasterizer
570 */
571 static void si_update_fb_rs_state(struct si_context *sctx)
572 {
573 struct si_state_rasterizer *rs = sctx->queued.named.rasterizer;
574 struct si_pm4_state *pm4;
575 float offset_units;
576
577 if (!rs || !sctx->framebuffer.state.zsbuf)
578 return;
579
580 offset_units = sctx->queued.named.rasterizer->offset_units;
581 switch (sctx->framebuffer.state.zsbuf->texture->format) {
582 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
583 case PIPE_FORMAT_X8Z24_UNORM:
584 case PIPE_FORMAT_Z24X8_UNORM:
585 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
586 offset_units *= 2.0f;
587 break;
588 case PIPE_FORMAT_Z32_FLOAT:
589 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
590 offset_units *= 1.0f;
591 break;
592 case PIPE_FORMAT_Z16_UNORM:
593 offset_units *= 4.0f;
594 break;
595 default:
596 return;
597 }
598
599 pm4 = CALLOC_STRUCT(si_pm4_state);
600
601 if (pm4 == NULL)
602 return;
603
604 /* FIXME some of those reg can be computed with cso */
605 si_pm4_set_reg(pm4, R_028B80_PA_SU_POLY_OFFSET_FRONT_SCALE,
606 fui(sctx->queued.named.rasterizer->offset_scale));
607 si_pm4_set_reg(pm4, R_028B84_PA_SU_POLY_OFFSET_FRONT_OFFSET, fui(offset_units));
608 si_pm4_set_reg(pm4, R_028B88_PA_SU_POLY_OFFSET_BACK_SCALE,
609 fui(sctx->queued.named.rasterizer->offset_scale));
610 si_pm4_set_reg(pm4, R_028B8C_PA_SU_POLY_OFFSET_BACK_OFFSET, fui(offset_units));
611
612 si_pm4_set_state(sctx, fb_rs, pm4);
613 }
614
615 /*
616 * Rasterizer
617 */
618
619 static uint32_t si_translate_fill(uint32_t func)
620 {
621 switch(func) {
622 case PIPE_POLYGON_MODE_FILL:
623 return V_028814_X_DRAW_TRIANGLES;
624 case PIPE_POLYGON_MODE_LINE:
625 return V_028814_X_DRAW_LINES;
626 case PIPE_POLYGON_MODE_POINT:
627 return V_028814_X_DRAW_POINTS;
628 default:
629 assert(0);
630 return V_028814_X_DRAW_POINTS;
631 }
632 }
633
634 static void *si_create_rs_state(struct pipe_context *ctx,
635 const struct pipe_rasterizer_state *state)
636 {
637 struct si_state_rasterizer *rs = CALLOC_STRUCT(si_state_rasterizer);
638 struct si_pm4_state *pm4 = &rs->pm4;
639 unsigned tmp;
640 float psize_min, psize_max;
641
642 if (rs == NULL) {
643 return NULL;
644 }
645
646 rs->two_side = state->light_twoside;
647 rs->multisample_enable = state->multisample;
648 rs->clip_plane_enable = state->clip_plane_enable;
649 rs->line_stipple_enable = state->line_stipple_enable;
650 rs->poly_stipple_enable = state->poly_stipple_enable;
651 rs->line_smooth = state->line_smooth;
652 rs->poly_smooth = state->poly_smooth;
653
654 rs->flatshade = state->flatshade;
655 rs->sprite_coord_enable = state->sprite_coord_enable;
656 rs->pa_sc_line_stipple = state->line_stipple_enable ?
657 S_028A0C_LINE_PATTERN(state->line_stipple_pattern) |
658 S_028A0C_REPEAT_COUNT(state->line_stipple_factor) : 0;
659 rs->pa_cl_clip_cntl =
660 S_028810_PS_UCP_MODE(3) |
661 S_028810_DX_CLIP_SPACE_DEF(state->clip_halfz) |
662 S_028810_ZCLIP_NEAR_DISABLE(!state->depth_clip) |
663 S_028810_ZCLIP_FAR_DISABLE(!state->depth_clip) |
664 S_028810_DX_RASTERIZATION_KILL(state->rasterizer_discard) |
665 S_028810_DX_LINEAR_ATTR_CLIP_ENA(1);
666
667 /* offset */
668 rs->offset_units = state->offset_units;
669 rs->offset_scale = state->offset_scale * 16.0f;
670
671 si_pm4_set_reg(pm4, R_0286D4_SPI_INTERP_CONTROL_0,
672 S_0286D4_FLAT_SHADE_ENA(1) |
673 S_0286D4_PNT_SPRITE_ENA(1) |
674 S_0286D4_PNT_SPRITE_OVRD_X(V_0286D4_SPI_PNT_SPRITE_SEL_S) |
675 S_0286D4_PNT_SPRITE_OVRD_Y(V_0286D4_SPI_PNT_SPRITE_SEL_T) |
676 S_0286D4_PNT_SPRITE_OVRD_Z(V_0286D4_SPI_PNT_SPRITE_SEL_0) |
677 S_0286D4_PNT_SPRITE_OVRD_W(V_0286D4_SPI_PNT_SPRITE_SEL_1) |
678 S_0286D4_PNT_SPRITE_TOP_1(state->sprite_coord_mode != PIPE_SPRITE_COORD_UPPER_LEFT));
679
680 /* point size 12.4 fixed point */
681 tmp = (unsigned)(state->point_size * 8.0);
682 si_pm4_set_reg(pm4, R_028A00_PA_SU_POINT_SIZE, S_028A00_HEIGHT(tmp) | S_028A00_WIDTH(tmp));
683
684 if (state->point_size_per_vertex) {
685 psize_min = util_get_min_point_size(state);
686 psize_max = 8192;
687 } else {
688 /* Force the point size to be as if the vertex output was disabled. */
689 psize_min = state->point_size;
690 psize_max = state->point_size;
691 }
692 /* Divide by two, because 0.5 = 1 pixel. */
693 si_pm4_set_reg(pm4, R_028A04_PA_SU_POINT_MINMAX,
694 S_028A04_MIN_SIZE(si_pack_float_12p4(psize_min/2)) |
695 S_028A04_MAX_SIZE(si_pack_float_12p4(psize_max/2)));
696
697 tmp = (unsigned)state->line_width * 8;
698 si_pm4_set_reg(pm4, R_028A08_PA_SU_LINE_CNTL, S_028A08_WIDTH(tmp));
699 si_pm4_set_reg(pm4, R_028A48_PA_SC_MODE_CNTL_0,
700 S_028A48_LINE_STIPPLE_ENABLE(state->line_stipple_enable) |
701 S_028A48_MSAA_ENABLE(state->multisample ||
702 state->poly_smooth ||
703 state->line_smooth) |
704 S_028A48_VPORT_SCISSOR_ENABLE(state->scissor));
705
706 si_pm4_set_reg(pm4, R_028BE4_PA_SU_VTX_CNTL,
707 S_028BE4_PIX_CENTER(state->half_pixel_center) |
708 S_028BE4_QUANT_MODE(V_028BE4_X_16_8_FIXED_POINT_1_256TH));
709
710 si_pm4_set_reg(pm4, R_028B7C_PA_SU_POLY_OFFSET_CLAMP, fui(state->offset_clamp));
711 si_pm4_set_reg(pm4, R_028814_PA_SU_SC_MODE_CNTL,
712 S_028814_PROVOKING_VTX_LAST(!state->flatshade_first) |
713 S_028814_CULL_FRONT((state->cull_face & PIPE_FACE_FRONT) ? 1 : 0) |
714 S_028814_CULL_BACK((state->cull_face & PIPE_FACE_BACK) ? 1 : 0) |
715 S_028814_FACE(!state->front_ccw) |
716 S_028814_POLY_OFFSET_FRONT_ENABLE(util_get_offset(state, state->fill_front)) |
717 S_028814_POLY_OFFSET_BACK_ENABLE(util_get_offset(state, state->fill_back)) |
718 S_028814_POLY_OFFSET_PARA_ENABLE(state->offset_point || state->offset_line) |
719 S_028814_POLY_MODE(state->fill_front != PIPE_POLYGON_MODE_FILL ||
720 state->fill_back != PIPE_POLYGON_MODE_FILL) |
721 S_028814_POLYMODE_FRONT_PTYPE(si_translate_fill(state->fill_front)) |
722 S_028814_POLYMODE_BACK_PTYPE(si_translate_fill(state->fill_back)));
723 return rs;
724 }
725
726 static void si_bind_rs_state(struct pipe_context *ctx, void *state)
727 {
728 struct si_context *sctx = (struct si_context *)ctx;
729 struct si_state_rasterizer *old_rs =
730 (struct si_state_rasterizer*)sctx->queued.named.rasterizer;
731 struct si_state_rasterizer *rs = (struct si_state_rasterizer *)state;
732
733 if (state == NULL)
734 return;
735
736 if (sctx->framebuffer.nr_samples > 1 &&
737 (!old_rs || old_rs->multisample_enable != rs->multisample_enable))
738 si_mark_atom_dirty(sctx, &sctx->db_render_state);
739
740 si_pm4_bind_state(sctx, rasterizer, rs);
741 si_update_fb_rs_state(sctx);
742
743 si_mark_atom_dirty(sctx, &sctx->clip_regs);
744 }
745
746 static void si_delete_rs_state(struct pipe_context *ctx, void *state)
747 {
748 struct si_context *sctx = (struct si_context *)ctx;
749 si_pm4_delete_state(sctx, rasterizer, (struct si_state_rasterizer *)state);
750 }
751
752 /*
753 * infeered state between dsa and stencil ref
754 */
755 static void si_update_dsa_stencil_ref(struct si_context *sctx)
756 {
757 struct si_pm4_state *pm4;
758 struct pipe_stencil_ref *ref = &sctx->stencil_ref;
759 struct si_state_dsa *dsa = sctx->queued.named.dsa;
760
761 if (!dsa)
762 return;
763
764 pm4 = CALLOC_STRUCT(si_pm4_state);
765 if (pm4 == NULL)
766 return;
767
768 si_pm4_set_reg(pm4, R_028430_DB_STENCILREFMASK,
769 S_028430_STENCILTESTVAL(ref->ref_value[0]) |
770 S_028430_STENCILMASK(dsa->valuemask[0]) |
771 S_028430_STENCILWRITEMASK(dsa->writemask[0]) |
772 S_028430_STENCILOPVAL(1));
773 si_pm4_set_reg(pm4, R_028434_DB_STENCILREFMASK_BF,
774 S_028434_STENCILTESTVAL_BF(ref->ref_value[1]) |
775 S_028434_STENCILMASK_BF(dsa->valuemask[1]) |
776 S_028434_STENCILWRITEMASK_BF(dsa->writemask[1]) |
777 S_028434_STENCILOPVAL_BF(1));
778
779 si_pm4_set_state(sctx, dsa_stencil_ref, pm4);
780 }
781
782 static void si_set_pipe_stencil_ref(struct pipe_context *ctx,
783 const struct pipe_stencil_ref *state)
784 {
785 struct si_context *sctx = (struct si_context *)ctx;
786 sctx->stencil_ref = *state;
787 si_update_dsa_stencil_ref(sctx);
788 }
789
790
791 /*
792 * DSA
793 */
794
795 static uint32_t si_translate_stencil_op(int s_op)
796 {
797 switch (s_op) {
798 case PIPE_STENCIL_OP_KEEP:
799 return V_02842C_STENCIL_KEEP;
800 case PIPE_STENCIL_OP_ZERO:
801 return V_02842C_STENCIL_ZERO;
802 case PIPE_STENCIL_OP_REPLACE:
803 return V_02842C_STENCIL_REPLACE_TEST;
804 case PIPE_STENCIL_OP_INCR:
805 return V_02842C_STENCIL_ADD_CLAMP;
806 case PIPE_STENCIL_OP_DECR:
807 return V_02842C_STENCIL_SUB_CLAMP;
808 case PIPE_STENCIL_OP_INCR_WRAP:
809 return V_02842C_STENCIL_ADD_WRAP;
810 case PIPE_STENCIL_OP_DECR_WRAP:
811 return V_02842C_STENCIL_SUB_WRAP;
812 case PIPE_STENCIL_OP_INVERT:
813 return V_02842C_STENCIL_INVERT;
814 default:
815 R600_ERR("Unknown stencil op %d", s_op);
816 assert(0);
817 break;
818 }
819 return 0;
820 }
821
822 static void *si_create_dsa_state(struct pipe_context *ctx,
823 const struct pipe_depth_stencil_alpha_state *state)
824 {
825 struct si_state_dsa *dsa = CALLOC_STRUCT(si_state_dsa);
826 struct si_pm4_state *pm4 = &dsa->pm4;
827 unsigned db_depth_control;
828 uint32_t db_stencil_control = 0;
829
830 if (dsa == NULL) {
831 return NULL;
832 }
833
834 dsa->valuemask[0] = state->stencil[0].valuemask;
835 dsa->valuemask[1] = state->stencil[1].valuemask;
836 dsa->writemask[0] = state->stencil[0].writemask;
837 dsa->writemask[1] = state->stencil[1].writemask;
838
839 db_depth_control = S_028800_Z_ENABLE(state->depth.enabled) |
840 S_028800_Z_WRITE_ENABLE(state->depth.writemask) |
841 S_028800_ZFUNC(state->depth.func) |
842 S_028800_DEPTH_BOUNDS_ENABLE(state->depth.bounds_test);
843
844 /* stencil */
845 if (state->stencil[0].enabled) {
846 db_depth_control |= S_028800_STENCIL_ENABLE(1);
847 db_depth_control |= S_028800_STENCILFUNC(state->stencil[0].func);
848 db_stencil_control |= S_02842C_STENCILFAIL(si_translate_stencil_op(state->stencil[0].fail_op));
849 db_stencil_control |= S_02842C_STENCILZPASS(si_translate_stencil_op(state->stencil[0].zpass_op));
850 db_stencil_control |= S_02842C_STENCILZFAIL(si_translate_stencil_op(state->stencil[0].zfail_op));
851
852 if (state->stencil[1].enabled) {
853 db_depth_control |= S_028800_BACKFACE_ENABLE(1);
854 db_depth_control |= S_028800_STENCILFUNC_BF(state->stencil[1].func);
855 db_stencil_control |= S_02842C_STENCILFAIL_BF(si_translate_stencil_op(state->stencil[1].fail_op));
856 db_stencil_control |= S_02842C_STENCILZPASS_BF(si_translate_stencil_op(state->stencil[1].zpass_op));
857 db_stencil_control |= S_02842C_STENCILZFAIL_BF(si_translate_stencil_op(state->stencil[1].zfail_op));
858 }
859 }
860
861 /* alpha */
862 if (state->alpha.enabled) {
863 dsa->alpha_func = state->alpha.func;
864
865 si_pm4_set_reg(pm4, R_00B030_SPI_SHADER_USER_DATA_PS_0 +
866 SI_SGPR_ALPHA_REF * 4, fui(state->alpha.ref_value));
867 } else {
868 dsa->alpha_func = PIPE_FUNC_ALWAYS;
869 }
870
871 si_pm4_set_reg(pm4, R_028800_DB_DEPTH_CONTROL, db_depth_control);
872 si_pm4_set_reg(pm4, R_02842C_DB_STENCIL_CONTROL, db_stencil_control);
873 if (state->depth.bounds_test) {
874 si_pm4_set_reg(pm4, R_028020_DB_DEPTH_BOUNDS_MIN, fui(state->depth.bounds_min));
875 si_pm4_set_reg(pm4, R_028024_DB_DEPTH_BOUNDS_MAX, fui(state->depth.bounds_max));
876 }
877
878 return dsa;
879 }
880
881 static void si_bind_dsa_state(struct pipe_context *ctx, void *state)
882 {
883 struct si_context *sctx = (struct si_context *)ctx;
884 struct si_state_dsa *dsa = state;
885
886 if (state == NULL)
887 return;
888
889 si_pm4_bind_state(sctx, dsa, dsa);
890 si_update_dsa_stencil_ref(sctx);
891 }
892
893 static void si_delete_dsa_state(struct pipe_context *ctx, void *state)
894 {
895 struct si_context *sctx = (struct si_context *)ctx;
896 si_pm4_delete_state(sctx, dsa, (struct si_state_dsa *)state);
897 }
898
899 static void *si_create_db_flush_dsa(struct si_context *sctx)
900 {
901 struct pipe_depth_stencil_alpha_state dsa = {};
902
903 return sctx->b.b.create_depth_stencil_alpha_state(&sctx->b.b, &dsa);
904 }
905
906 /* DB RENDER STATE */
907
908 static void si_set_occlusion_query_state(struct pipe_context *ctx, bool enable)
909 {
910 struct si_context *sctx = (struct si_context*)ctx;
911
912 si_mark_atom_dirty(sctx, &sctx->db_render_state);
913 }
914
915 static void si_emit_db_render_state(struct si_context *sctx, struct r600_atom *state)
916 {
917 struct radeon_winsys_cs *cs = sctx->b.rings.gfx.cs;
918 struct si_state_rasterizer *rs = sctx->queued.named.rasterizer;
919 unsigned db_shader_control;
920
921 r600_write_context_reg_seq(cs, R_028000_DB_RENDER_CONTROL, 2);
922
923 /* DB_RENDER_CONTROL */
924 if (sctx->dbcb_depth_copy_enabled ||
925 sctx->dbcb_stencil_copy_enabled) {
926 radeon_emit(cs,
927 S_028000_DEPTH_COPY(sctx->dbcb_depth_copy_enabled) |
928 S_028000_STENCIL_COPY(sctx->dbcb_stencil_copy_enabled) |
929 S_028000_COPY_CENTROID(1) |
930 S_028000_COPY_SAMPLE(sctx->dbcb_copy_sample));
931 } else if (sctx->db_inplace_flush_enabled) {
932 radeon_emit(cs,
933 S_028000_DEPTH_COMPRESS_DISABLE(1) |
934 S_028000_STENCIL_COMPRESS_DISABLE(1));
935 } else if (sctx->db_depth_clear) {
936 radeon_emit(cs, S_028000_DEPTH_CLEAR_ENABLE(1));
937 } else {
938 radeon_emit(cs, 0);
939 }
940
941 /* DB_COUNT_CONTROL (occlusion queries) */
942 if (sctx->b.num_occlusion_queries > 0) {
943 if (sctx->b.chip_class >= CIK) {
944 radeon_emit(cs,
945 S_028004_PERFECT_ZPASS_COUNTS(1) |
946 S_028004_SAMPLE_RATE(sctx->framebuffer.log_samples) |
947 S_028004_ZPASS_ENABLE(1) |
948 S_028004_SLICE_EVEN_ENABLE(1) |
949 S_028004_SLICE_ODD_ENABLE(1));
950 } else {
951 radeon_emit(cs,
952 S_028004_PERFECT_ZPASS_COUNTS(1) |
953 S_028004_SAMPLE_RATE(sctx->framebuffer.log_samples));
954 }
955 } else {
956 /* Disable occlusion queries. */
957 if (sctx->b.chip_class >= CIK) {
958 radeon_emit(cs, 0);
959 } else {
960 radeon_emit(cs, S_028004_ZPASS_INCREMENT_DISABLE(1));
961 }
962 }
963
964 /* DB_RENDER_OVERRIDE2 */
965 if (sctx->db_depth_disable_expclear) {
966 r600_write_context_reg(cs, R_028010_DB_RENDER_OVERRIDE2,
967 S_028010_DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION(1));
968 } else {
969 r600_write_context_reg(cs, R_028010_DB_RENDER_OVERRIDE2, 0);
970 }
971
972 db_shader_control = S_02880C_ALPHA_TO_MASK_DISABLE(sctx->framebuffer.cb0_is_integer) |
973 sctx->ps_db_shader_control;
974
975 /* Bug workaround for smoothing (overrasterization) on SI. */
976 if (sctx->b.chip_class == SI && sctx->smoothing_enabled)
977 db_shader_control |= S_02880C_Z_ORDER(V_02880C_LATE_Z);
978 else
979 db_shader_control |= S_02880C_Z_ORDER(V_02880C_EARLY_Z_THEN_LATE_Z);
980
981 /* Disable the gl_SampleMask fragment shader output if MSAA is disabled. */
982 if (sctx->framebuffer.nr_samples <= 1 || (rs && !rs->multisample_enable))
983 db_shader_control &= C_02880C_MASK_EXPORT_ENABLE;
984
985 r600_write_context_reg(cs, R_02880C_DB_SHADER_CONTROL,
986 db_shader_control);
987 }
988
989 /*
990 * format translation
991 */
992 static uint32_t si_translate_colorformat(enum pipe_format format)
993 {
994 const struct util_format_description *desc = util_format_description(format);
995
996 #define HAS_SIZE(x,y,z,w) \
997 (desc->channel[0].size == (x) && desc->channel[1].size == (y) && \
998 desc->channel[2].size == (z) && desc->channel[3].size == (w))
999
1000 if (format == PIPE_FORMAT_R11G11B10_FLOAT) /* isn't plain */
1001 return V_028C70_COLOR_10_11_11;
1002
1003 if (desc->layout != UTIL_FORMAT_LAYOUT_PLAIN)
1004 return V_028C70_COLOR_INVALID;
1005
1006 switch (desc->nr_channels) {
1007 case 1:
1008 switch (desc->channel[0].size) {
1009 case 8:
1010 return V_028C70_COLOR_8;
1011 case 16:
1012 return V_028C70_COLOR_16;
1013 case 32:
1014 return V_028C70_COLOR_32;
1015 }
1016 break;
1017 case 2:
1018 if (desc->channel[0].size == desc->channel[1].size) {
1019 switch (desc->channel[0].size) {
1020 case 8:
1021 return V_028C70_COLOR_8_8;
1022 case 16:
1023 return V_028C70_COLOR_16_16;
1024 case 32:
1025 return V_028C70_COLOR_32_32;
1026 }
1027 } else if (HAS_SIZE(8,24,0,0)) {
1028 return V_028C70_COLOR_24_8;
1029 } else if (HAS_SIZE(24,8,0,0)) {
1030 return V_028C70_COLOR_8_24;
1031 }
1032 break;
1033 case 3:
1034 if (HAS_SIZE(5,6,5,0)) {
1035 return V_028C70_COLOR_5_6_5;
1036 } else if (HAS_SIZE(32,8,24,0)) {
1037 return V_028C70_COLOR_X24_8_32_FLOAT;
1038 }
1039 break;
1040 case 4:
1041 if (desc->channel[0].size == desc->channel[1].size &&
1042 desc->channel[0].size == desc->channel[2].size &&
1043 desc->channel[0].size == desc->channel[3].size) {
1044 switch (desc->channel[0].size) {
1045 case 4:
1046 return V_028C70_COLOR_4_4_4_4;
1047 case 8:
1048 return V_028C70_COLOR_8_8_8_8;
1049 case 16:
1050 return V_028C70_COLOR_16_16_16_16;
1051 case 32:
1052 return V_028C70_COLOR_32_32_32_32;
1053 }
1054 } else if (HAS_SIZE(5,5,5,1)) {
1055 return V_028C70_COLOR_1_5_5_5;
1056 } else if (HAS_SIZE(10,10,10,2)) {
1057 return V_028C70_COLOR_2_10_10_10;
1058 }
1059 break;
1060 }
1061 return V_028C70_COLOR_INVALID;
1062 }
1063
1064 static uint32_t si_colorformat_endian_swap(uint32_t colorformat)
1065 {
1066 if (SI_BIG_ENDIAN) {
1067 switch(colorformat) {
1068 /* 8-bit buffers. */
1069 case V_028C70_COLOR_8:
1070 return V_028C70_ENDIAN_NONE;
1071
1072 /* 16-bit buffers. */
1073 case V_028C70_COLOR_5_6_5:
1074 case V_028C70_COLOR_1_5_5_5:
1075 case V_028C70_COLOR_4_4_4_4:
1076 case V_028C70_COLOR_16:
1077 case V_028C70_COLOR_8_8:
1078 return V_028C70_ENDIAN_8IN16;
1079
1080 /* 32-bit buffers. */
1081 case V_028C70_COLOR_8_8_8_8:
1082 case V_028C70_COLOR_2_10_10_10:
1083 case V_028C70_COLOR_8_24:
1084 case V_028C70_COLOR_24_8:
1085 case V_028C70_COLOR_16_16:
1086 return V_028C70_ENDIAN_8IN32;
1087
1088 /* 64-bit buffers. */
1089 case V_028C70_COLOR_16_16_16_16:
1090 return V_028C70_ENDIAN_8IN16;
1091
1092 case V_028C70_COLOR_32_32:
1093 return V_028C70_ENDIAN_8IN32;
1094
1095 /* 128-bit buffers. */
1096 case V_028C70_COLOR_32_32_32_32:
1097 return V_028C70_ENDIAN_8IN32;
1098 default:
1099 return V_028C70_ENDIAN_NONE; /* Unsupported. */
1100 }
1101 } else {
1102 return V_028C70_ENDIAN_NONE;
1103 }
1104 }
1105
1106 /* Returns the size in bits of the widest component of a CB format */
1107 static unsigned si_colorformat_max_comp_size(uint32_t colorformat)
1108 {
1109 switch(colorformat) {
1110 case V_028C70_COLOR_4_4_4_4:
1111 return 4;
1112
1113 case V_028C70_COLOR_1_5_5_5:
1114 case V_028C70_COLOR_5_5_5_1:
1115 return 5;
1116
1117 case V_028C70_COLOR_5_6_5:
1118 return 6;
1119
1120 case V_028C70_COLOR_8:
1121 case V_028C70_COLOR_8_8:
1122 case V_028C70_COLOR_8_8_8_8:
1123 return 8;
1124
1125 case V_028C70_COLOR_10_10_10_2:
1126 case V_028C70_COLOR_2_10_10_10:
1127 return 10;
1128
1129 case V_028C70_COLOR_10_11_11:
1130 case V_028C70_COLOR_11_11_10:
1131 return 11;
1132
1133 case V_028C70_COLOR_16:
1134 case V_028C70_COLOR_16_16:
1135 case V_028C70_COLOR_16_16_16_16:
1136 return 16;
1137
1138 case V_028C70_COLOR_8_24:
1139 case V_028C70_COLOR_24_8:
1140 return 24;
1141
1142 case V_028C70_COLOR_32:
1143 case V_028C70_COLOR_32_32:
1144 case V_028C70_COLOR_32_32_32_32:
1145 case V_028C70_COLOR_X24_8_32_FLOAT:
1146 return 32;
1147 }
1148
1149 assert(!"Unknown maximum component size");
1150 return 0;
1151 }
1152
1153 static uint32_t si_translate_dbformat(enum pipe_format format)
1154 {
1155 switch (format) {
1156 case PIPE_FORMAT_Z16_UNORM:
1157 return V_028040_Z_16;
1158 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
1159 case PIPE_FORMAT_X8Z24_UNORM:
1160 case PIPE_FORMAT_Z24X8_UNORM:
1161 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
1162 return V_028040_Z_24; /* deprecated on SI */
1163 case PIPE_FORMAT_Z32_FLOAT:
1164 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
1165 return V_028040_Z_32_FLOAT;
1166 default:
1167 return V_028040_Z_INVALID;
1168 }
1169 }
1170
1171 /*
1172 * Texture translation
1173 */
1174
1175 static uint32_t si_translate_texformat(struct pipe_screen *screen,
1176 enum pipe_format format,
1177 const struct util_format_description *desc,
1178 int first_non_void)
1179 {
1180 struct si_screen *sscreen = (struct si_screen*)screen;
1181 bool enable_compressed_formats = (sscreen->b.info.drm_major == 2 &&
1182 sscreen->b.info.drm_minor >= 31) ||
1183 sscreen->b.info.drm_major == 3;
1184 boolean uniform = TRUE;
1185 int i;
1186
1187 /* Colorspace (return non-RGB formats directly). */
1188 switch (desc->colorspace) {
1189 /* Depth stencil formats */
1190 case UTIL_FORMAT_COLORSPACE_ZS:
1191 switch (format) {
1192 case PIPE_FORMAT_Z16_UNORM:
1193 return V_008F14_IMG_DATA_FORMAT_16;
1194 case PIPE_FORMAT_X24S8_UINT:
1195 case PIPE_FORMAT_Z24X8_UNORM:
1196 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
1197 return V_008F14_IMG_DATA_FORMAT_8_24;
1198 case PIPE_FORMAT_X8Z24_UNORM:
1199 case PIPE_FORMAT_S8X24_UINT:
1200 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
1201 return V_008F14_IMG_DATA_FORMAT_24_8;
1202 case PIPE_FORMAT_S8_UINT:
1203 return V_008F14_IMG_DATA_FORMAT_8;
1204 case PIPE_FORMAT_Z32_FLOAT:
1205 return V_008F14_IMG_DATA_FORMAT_32;
1206 case PIPE_FORMAT_X32_S8X24_UINT:
1207 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
1208 return V_008F14_IMG_DATA_FORMAT_X24_8_32;
1209 default:
1210 goto out_unknown;
1211 }
1212
1213 case UTIL_FORMAT_COLORSPACE_YUV:
1214 goto out_unknown; /* TODO */
1215
1216 case UTIL_FORMAT_COLORSPACE_SRGB:
1217 if (desc->nr_channels != 4 && desc->nr_channels != 1)
1218 goto out_unknown;
1219 break;
1220
1221 default:
1222 break;
1223 }
1224
1225 if (desc->layout == UTIL_FORMAT_LAYOUT_RGTC) {
1226 if (!enable_compressed_formats)
1227 goto out_unknown;
1228
1229 switch (format) {
1230 case PIPE_FORMAT_RGTC1_SNORM:
1231 case PIPE_FORMAT_LATC1_SNORM:
1232 case PIPE_FORMAT_RGTC1_UNORM:
1233 case PIPE_FORMAT_LATC1_UNORM:
1234 return V_008F14_IMG_DATA_FORMAT_BC4;
1235 case PIPE_FORMAT_RGTC2_SNORM:
1236 case PIPE_FORMAT_LATC2_SNORM:
1237 case PIPE_FORMAT_RGTC2_UNORM:
1238 case PIPE_FORMAT_LATC2_UNORM:
1239 return V_008F14_IMG_DATA_FORMAT_BC5;
1240 default:
1241 goto out_unknown;
1242 }
1243 }
1244
1245 if (desc->layout == UTIL_FORMAT_LAYOUT_BPTC) {
1246 if (!enable_compressed_formats)
1247 goto out_unknown;
1248
1249 switch (format) {
1250 case PIPE_FORMAT_BPTC_RGBA_UNORM:
1251 case PIPE_FORMAT_BPTC_SRGBA:
1252 return V_008F14_IMG_DATA_FORMAT_BC7;
1253 case PIPE_FORMAT_BPTC_RGB_FLOAT:
1254 case PIPE_FORMAT_BPTC_RGB_UFLOAT:
1255 return V_008F14_IMG_DATA_FORMAT_BC6;
1256 default:
1257 goto out_unknown;
1258 }
1259 }
1260
1261 if (desc->layout == UTIL_FORMAT_LAYOUT_SUBSAMPLED) {
1262 switch (format) {
1263 case PIPE_FORMAT_R8G8_B8G8_UNORM:
1264 case PIPE_FORMAT_G8R8_B8R8_UNORM:
1265 return V_008F14_IMG_DATA_FORMAT_GB_GR;
1266 case PIPE_FORMAT_G8R8_G8B8_UNORM:
1267 case PIPE_FORMAT_R8G8_R8B8_UNORM:
1268 return V_008F14_IMG_DATA_FORMAT_BG_RG;
1269 default:
1270 goto out_unknown;
1271 }
1272 }
1273
1274 if (desc->layout == UTIL_FORMAT_LAYOUT_S3TC) {
1275 if (!enable_compressed_formats)
1276 goto out_unknown;
1277
1278 if (!util_format_s3tc_enabled) {
1279 goto out_unknown;
1280 }
1281
1282 switch (format) {
1283 case PIPE_FORMAT_DXT1_RGB:
1284 case PIPE_FORMAT_DXT1_RGBA:
1285 case PIPE_FORMAT_DXT1_SRGB:
1286 case PIPE_FORMAT_DXT1_SRGBA:
1287 return V_008F14_IMG_DATA_FORMAT_BC1;
1288 case PIPE_FORMAT_DXT3_RGBA:
1289 case PIPE_FORMAT_DXT3_SRGBA:
1290 return V_008F14_IMG_DATA_FORMAT_BC2;
1291 case PIPE_FORMAT_DXT5_RGBA:
1292 case PIPE_FORMAT_DXT5_SRGBA:
1293 return V_008F14_IMG_DATA_FORMAT_BC3;
1294 default:
1295 goto out_unknown;
1296 }
1297 }
1298
1299 if (format == PIPE_FORMAT_R9G9B9E5_FLOAT) {
1300 return V_008F14_IMG_DATA_FORMAT_5_9_9_9;
1301 } else if (format == PIPE_FORMAT_R11G11B10_FLOAT) {
1302 return V_008F14_IMG_DATA_FORMAT_10_11_11;
1303 }
1304
1305 /* R8G8Bx_SNORM - TODO CxV8U8 */
1306
1307 /* See whether the components are of the same size. */
1308 for (i = 1; i < desc->nr_channels; i++) {
1309 uniform = uniform && desc->channel[0].size == desc->channel[i].size;
1310 }
1311
1312 /* Non-uniform formats. */
1313 if (!uniform) {
1314 switch(desc->nr_channels) {
1315 case 3:
1316 if (desc->channel[0].size == 5 &&
1317 desc->channel[1].size == 6 &&
1318 desc->channel[2].size == 5) {
1319 return V_008F14_IMG_DATA_FORMAT_5_6_5;
1320 }
1321 goto out_unknown;
1322 case 4:
1323 if (desc->channel[0].size == 5 &&
1324 desc->channel[1].size == 5 &&
1325 desc->channel[2].size == 5 &&
1326 desc->channel[3].size == 1) {
1327 return V_008F14_IMG_DATA_FORMAT_1_5_5_5;
1328 }
1329 if (desc->channel[0].size == 10 &&
1330 desc->channel[1].size == 10 &&
1331 desc->channel[2].size == 10 &&
1332 desc->channel[3].size == 2) {
1333 return V_008F14_IMG_DATA_FORMAT_2_10_10_10;
1334 }
1335 goto out_unknown;
1336 }
1337 goto out_unknown;
1338 }
1339
1340 if (first_non_void < 0 || first_non_void > 3)
1341 goto out_unknown;
1342
1343 /* uniform formats */
1344 switch (desc->channel[first_non_void].size) {
1345 case 4:
1346 switch (desc->nr_channels) {
1347 #if 0 /* Not supported for render targets */
1348 case 2:
1349 return V_008F14_IMG_DATA_FORMAT_4_4;
1350 #endif
1351 case 4:
1352 return V_008F14_IMG_DATA_FORMAT_4_4_4_4;
1353 }
1354 break;
1355 case 8:
1356 switch (desc->nr_channels) {
1357 case 1:
1358 return V_008F14_IMG_DATA_FORMAT_8;
1359 case 2:
1360 return V_008F14_IMG_DATA_FORMAT_8_8;
1361 case 4:
1362 return V_008F14_IMG_DATA_FORMAT_8_8_8_8;
1363 }
1364 break;
1365 case 16:
1366 switch (desc->nr_channels) {
1367 case 1:
1368 return V_008F14_IMG_DATA_FORMAT_16;
1369 case 2:
1370 return V_008F14_IMG_DATA_FORMAT_16_16;
1371 case 4:
1372 return V_008F14_IMG_DATA_FORMAT_16_16_16_16;
1373 }
1374 break;
1375 case 32:
1376 switch (desc->nr_channels) {
1377 case 1:
1378 return V_008F14_IMG_DATA_FORMAT_32;
1379 case 2:
1380 return V_008F14_IMG_DATA_FORMAT_32_32;
1381 #if 0 /* Not supported for render targets */
1382 case 3:
1383 return V_008F14_IMG_DATA_FORMAT_32_32_32;
1384 #endif
1385 case 4:
1386 return V_008F14_IMG_DATA_FORMAT_32_32_32_32;
1387 }
1388 }
1389
1390 out_unknown:
1391 /* R600_ERR("Unable to handle texformat %d %s\n", format, util_format_name(format)); */
1392 return ~0;
1393 }
1394
1395 static unsigned si_tex_wrap(unsigned wrap)
1396 {
1397 switch (wrap) {
1398 default:
1399 case PIPE_TEX_WRAP_REPEAT:
1400 return V_008F30_SQ_TEX_WRAP;
1401 case PIPE_TEX_WRAP_CLAMP:
1402 return V_008F30_SQ_TEX_CLAMP_HALF_BORDER;
1403 case PIPE_TEX_WRAP_CLAMP_TO_EDGE:
1404 return V_008F30_SQ_TEX_CLAMP_LAST_TEXEL;
1405 case PIPE_TEX_WRAP_CLAMP_TO_BORDER:
1406 return V_008F30_SQ_TEX_CLAMP_BORDER;
1407 case PIPE_TEX_WRAP_MIRROR_REPEAT:
1408 return V_008F30_SQ_TEX_MIRROR;
1409 case PIPE_TEX_WRAP_MIRROR_CLAMP:
1410 return V_008F30_SQ_TEX_MIRROR_ONCE_HALF_BORDER;
1411 case PIPE_TEX_WRAP_MIRROR_CLAMP_TO_EDGE:
1412 return V_008F30_SQ_TEX_MIRROR_ONCE_LAST_TEXEL;
1413 case PIPE_TEX_WRAP_MIRROR_CLAMP_TO_BORDER:
1414 return V_008F30_SQ_TEX_MIRROR_ONCE_BORDER;
1415 }
1416 }
1417
1418 static unsigned si_tex_filter(unsigned filter)
1419 {
1420 switch (filter) {
1421 default:
1422 case PIPE_TEX_FILTER_NEAREST:
1423 return V_008F38_SQ_TEX_XY_FILTER_POINT;
1424 case PIPE_TEX_FILTER_LINEAR:
1425 return V_008F38_SQ_TEX_XY_FILTER_BILINEAR;
1426 }
1427 }
1428
1429 static unsigned si_tex_mipfilter(unsigned filter)
1430 {
1431 switch (filter) {
1432 case PIPE_TEX_MIPFILTER_NEAREST:
1433 return V_008F38_SQ_TEX_Z_FILTER_POINT;
1434 case PIPE_TEX_MIPFILTER_LINEAR:
1435 return V_008F38_SQ_TEX_Z_FILTER_LINEAR;
1436 default:
1437 case PIPE_TEX_MIPFILTER_NONE:
1438 return V_008F38_SQ_TEX_Z_FILTER_NONE;
1439 }
1440 }
1441
1442 static unsigned si_tex_compare(unsigned compare)
1443 {
1444 switch (compare) {
1445 default:
1446 case PIPE_FUNC_NEVER:
1447 return V_008F30_SQ_TEX_DEPTH_COMPARE_NEVER;
1448 case PIPE_FUNC_LESS:
1449 return V_008F30_SQ_TEX_DEPTH_COMPARE_LESS;
1450 case PIPE_FUNC_EQUAL:
1451 return V_008F30_SQ_TEX_DEPTH_COMPARE_EQUAL;
1452 case PIPE_FUNC_LEQUAL:
1453 return V_008F30_SQ_TEX_DEPTH_COMPARE_LESSEQUAL;
1454 case PIPE_FUNC_GREATER:
1455 return V_008F30_SQ_TEX_DEPTH_COMPARE_GREATER;
1456 case PIPE_FUNC_NOTEQUAL:
1457 return V_008F30_SQ_TEX_DEPTH_COMPARE_NOTEQUAL;
1458 case PIPE_FUNC_GEQUAL:
1459 return V_008F30_SQ_TEX_DEPTH_COMPARE_GREATEREQUAL;
1460 case PIPE_FUNC_ALWAYS:
1461 return V_008F30_SQ_TEX_DEPTH_COMPARE_ALWAYS;
1462 }
1463 }
1464
1465 static unsigned si_tex_dim(unsigned dim, unsigned nr_samples)
1466 {
1467 switch (dim) {
1468 default:
1469 case PIPE_TEXTURE_1D:
1470 return V_008F1C_SQ_RSRC_IMG_1D;
1471 case PIPE_TEXTURE_1D_ARRAY:
1472 return V_008F1C_SQ_RSRC_IMG_1D_ARRAY;
1473 case PIPE_TEXTURE_2D:
1474 case PIPE_TEXTURE_RECT:
1475 return nr_samples > 1 ? V_008F1C_SQ_RSRC_IMG_2D_MSAA :
1476 V_008F1C_SQ_RSRC_IMG_2D;
1477 case PIPE_TEXTURE_2D_ARRAY:
1478 return nr_samples > 1 ? V_008F1C_SQ_RSRC_IMG_2D_MSAA_ARRAY :
1479 V_008F1C_SQ_RSRC_IMG_2D_ARRAY;
1480 case PIPE_TEXTURE_3D:
1481 return V_008F1C_SQ_RSRC_IMG_3D;
1482 case PIPE_TEXTURE_CUBE:
1483 case PIPE_TEXTURE_CUBE_ARRAY:
1484 return V_008F1C_SQ_RSRC_IMG_CUBE;
1485 }
1486 }
1487
1488 /*
1489 * Format support testing
1490 */
1491
1492 static bool si_is_sampler_format_supported(struct pipe_screen *screen, enum pipe_format format)
1493 {
1494 return si_translate_texformat(screen, format, util_format_description(format),
1495 util_format_get_first_non_void_channel(format)) != ~0U;
1496 }
1497
1498 static uint32_t si_translate_buffer_dataformat(struct pipe_screen *screen,
1499 const struct util_format_description *desc,
1500 int first_non_void)
1501 {
1502 unsigned type = desc->channel[first_non_void].type;
1503 int i;
1504
1505 if (type == UTIL_FORMAT_TYPE_FIXED)
1506 return V_008F0C_BUF_DATA_FORMAT_INVALID;
1507
1508 if (desc->format == PIPE_FORMAT_R11G11B10_FLOAT)
1509 return V_008F0C_BUF_DATA_FORMAT_10_11_11;
1510
1511 if (desc->nr_channels == 4 &&
1512 desc->channel[0].size == 10 &&
1513 desc->channel[1].size == 10 &&
1514 desc->channel[2].size == 10 &&
1515 desc->channel[3].size == 2)
1516 return V_008F0C_BUF_DATA_FORMAT_2_10_10_10;
1517
1518 /* See whether the components are of the same size. */
1519 for (i = 0; i < desc->nr_channels; i++) {
1520 if (desc->channel[first_non_void].size != desc->channel[i].size)
1521 return V_008F0C_BUF_DATA_FORMAT_INVALID;
1522 }
1523
1524 switch (desc->channel[first_non_void].size) {
1525 case 8:
1526 switch (desc->nr_channels) {
1527 case 1:
1528 return V_008F0C_BUF_DATA_FORMAT_8;
1529 case 2:
1530 return V_008F0C_BUF_DATA_FORMAT_8_8;
1531 case 3:
1532 case 4:
1533 return V_008F0C_BUF_DATA_FORMAT_8_8_8_8;
1534 }
1535 break;
1536 case 16:
1537 switch (desc->nr_channels) {
1538 case 1:
1539 return V_008F0C_BUF_DATA_FORMAT_16;
1540 case 2:
1541 return V_008F0C_BUF_DATA_FORMAT_16_16;
1542 case 3:
1543 case 4:
1544 return V_008F0C_BUF_DATA_FORMAT_16_16_16_16;
1545 }
1546 break;
1547 case 32:
1548 /* From the Southern Islands ISA documentation about MTBUF:
1549 * 'Memory reads of data in memory that is 32 or 64 bits do not
1550 * undergo any format conversion.'
1551 */
1552 if (type != UTIL_FORMAT_TYPE_FLOAT &&
1553 !desc->channel[first_non_void].pure_integer)
1554 return V_008F0C_BUF_DATA_FORMAT_INVALID;
1555
1556 switch (desc->nr_channels) {
1557 case 1:
1558 return V_008F0C_BUF_DATA_FORMAT_32;
1559 case 2:
1560 return V_008F0C_BUF_DATA_FORMAT_32_32;
1561 case 3:
1562 return V_008F0C_BUF_DATA_FORMAT_32_32_32;
1563 case 4:
1564 return V_008F0C_BUF_DATA_FORMAT_32_32_32_32;
1565 }
1566 break;
1567 }
1568
1569 return V_008F0C_BUF_DATA_FORMAT_INVALID;
1570 }
1571
1572 static uint32_t si_translate_buffer_numformat(struct pipe_screen *screen,
1573 const struct util_format_description *desc,
1574 int first_non_void)
1575 {
1576 if (desc->format == PIPE_FORMAT_R11G11B10_FLOAT)
1577 return V_008F0C_BUF_NUM_FORMAT_FLOAT;
1578
1579 switch (desc->channel[first_non_void].type) {
1580 case UTIL_FORMAT_TYPE_SIGNED:
1581 if (desc->channel[first_non_void].normalized)
1582 return V_008F0C_BUF_NUM_FORMAT_SNORM;
1583 else if (desc->channel[first_non_void].pure_integer)
1584 return V_008F0C_BUF_NUM_FORMAT_SINT;
1585 else
1586 return V_008F0C_BUF_NUM_FORMAT_SSCALED;
1587 break;
1588 case UTIL_FORMAT_TYPE_UNSIGNED:
1589 if (desc->channel[first_non_void].normalized)
1590 return V_008F0C_BUF_NUM_FORMAT_UNORM;
1591 else if (desc->channel[first_non_void].pure_integer)
1592 return V_008F0C_BUF_NUM_FORMAT_UINT;
1593 else
1594 return V_008F0C_BUF_NUM_FORMAT_USCALED;
1595 break;
1596 case UTIL_FORMAT_TYPE_FLOAT:
1597 default:
1598 return V_008F0C_BUF_NUM_FORMAT_FLOAT;
1599 }
1600 }
1601
1602 static bool si_is_vertex_format_supported(struct pipe_screen *screen, enum pipe_format format)
1603 {
1604 const struct util_format_description *desc;
1605 int first_non_void;
1606 unsigned data_format;
1607
1608 desc = util_format_description(format);
1609 first_non_void = util_format_get_first_non_void_channel(format);
1610 data_format = si_translate_buffer_dataformat(screen, desc, first_non_void);
1611 return data_format != V_008F0C_BUF_DATA_FORMAT_INVALID;
1612 }
1613
1614 static bool si_is_colorbuffer_format_supported(enum pipe_format format)
1615 {
1616 return si_translate_colorformat(format) != V_028C70_COLOR_INVALID &&
1617 r600_translate_colorswap(format) != ~0U;
1618 }
1619
1620 static bool si_is_zs_format_supported(enum pipe_format format)
1621 {
1622 return si_translate_dbformat(format) != V_028040_Z_INVALID;
1623 }
1624
1625 boolean si_is_format_supported(struct pipe_screen *screen,
1626 enum pipe_format format,
1627 enum pipe_texture_target target,
1628 unsigned sample_count,
1629 unsigned usage)
1630 {
1631 unsigned retval = 0;
1632
1633 if (target >= PIPE_MAX_TEXTURE_TYPES) {
1634 R600_ERR("r600: unsupported texture type %d\n", target);
1635 return FALSE;
1636 }
1637
1638 if (!util_format_is_supported(format, usage))
1639 return FALSE;
1640
1641 if (sample_count > 1) {
1642 if (!screen->get_param(screen, PIPE_CAP_TEXTURE_MULTISAMPLE))
1643 return FALSE;
1644
1645 switch (sample_count) {
1646 case 2:
1647 case 4:
1648 case 8:
1649 break;
1650 default:
1651 return FALSE;
1652 }
1653 }
1654
1655 if (usage & PIPE_BIND_SAMPLER_VIEW) {
1656 if (target == PIPE_BUFFER) {
1657 if (si_is_vertex_format_supported(screen, format))
1658 retval |= PIPE_BIND_SAMPLER_VIEW;
1659 } else {
1660 if (si_is_sampler_format_supported(screen, format))
1661 retval |= PIPE_BIND_SAMPLER_VIEW;
1662 }
1663 }
1664
1665 if ((usage & (PIPE_BIND_RENDER_TARGET |
1666 PIPE_BIND_DISPLAY_TARGET |
1667 PIPE_BIND_SCANOUT |
1668 PIPE_BIND_SHARED |
1669 PIPE_BIND_BLENDABLE)) &&
1670 si_is_colorbuffer_format_supported(format)) {
1671 retval |= usage &
1672 (PIPE_BIND_RENDER_TARGET |
1673 PIPE_BIND_DISPLAY_TARGET |
1674 PIPE_BIND_SCANOUT |
1675 PIPE_BIND_SHARED);
1676 if (!util_format_is_pure_integer(format) &&
1677 !util_format_is_depth_or_stencil(format))
1678 retval |= usage & PIPE_BIND_BLENDABLE;
1679 }
1680
1681 if ((usage & PIPE_BIND_DEPTH_STENCIL) &&
1682 si_is_zs_format_supported(format)) {
1683 retval |= PIPE_BIND_DEPTH_STENCIL;
1684 }
1685
1686 if ((usage & PIPE_BIND_VERTEX_BUFFER) &&
1687 si_is_vertex_format_supported(screen, format)) {
1688 retval |= PIPE_BIND_VERTEX_BUFFER;
1689 }
1690
1691 if (usage & PIPE_BIND_TRANSFER_READ)
1692 retval |= PIPE_BIND_TRANSFER_READ;
1693 if (usage & PIPE_BIND_TRANSFER_WRITE)
1694 retval |= PIPE_BIND_TRANSFER_WRITE;
1695
1696 return retval == usage;
1697 }
1698
1699 unsigned si_tile_mode_index(struct r600_texture *rtex, unsigned level, bool stencil)
1700 {
1701 unsigned tile_mode_index = 0;
1702
1703 if (stencil) {
1704 tile_mode_index = rtex->surface.stencil_tiling_index[level];
1705 } else {
1706 tile_mode_index = rtex->surface.tiling_index[level];
1707 }
1708 return tile_mode_index;
1709 }
1710
1711 /*
1712 * framebuffer handling
1713 */
1714
1715 static void si_initialize_color_surface(struct si_context *sctx,
1716 struct r600_surface *surf)
1717 {
1718 struct r600_texture *rtex = (struct r600_texture*)surf->base.texture;
1719 unsigned level = surf->base.u.tex.level;
1720 uint64_t offset = rtex->surface.level[level].offset;
1721 unsigned pitch, slice;
1722 unsigned color_info, color_attrib, color_pitch, color_view;
1723 unsigned tile_mode_index;
1724 unsigned format, swap, ntype, endian;
1725 const struct util_format_description *desc;
1726 int i;
1727 unsigned blend_clamp = 0, blend_bypass = 0;
1728 unsigned max_comp_size;
1729
1730 /* Layered rendering doesn't work with LINEAR_GENERAL.
1731 * (LINEAR_ALIGNED and others work) */
1732 if (rtex->surface.level[level].mode == RADEON_SURF_MODE_LINEAR) {
1733 assert(surf->base.u.tex.first_layer == surf->base.u.tex.last_layer);
1734 offset += rtex->surface.level[level].slice_size *
1735 surf->base.u.tex.first_layer;
1736 color_view = 0;
1737 } else {
1738 color_view = S_028C6C_SLICE_START(surf->base.u.tex.first_layer) |
1739 S_028C6C_SLICE_MAX(surf->base.u.tex.last_layer);
1740 }
1741
1742 pitch = (rtex->surface.level[level].nblk_x) / 8 - 1;
1743 slice = (rtex->surface.level[level].nblk_x * rtex->surface.level[level].nblk_y) / 64;
1744 if (slice) {
1745 slice = slice - 1;
1746 }
1747
1748 tile_mode_index = si_tile_mode_index(rtex, level, false);
1749
1750 desc = util_format_description(surf->base.format);
1751 for (i = 0; i < 4; i++) {
1752 if (desc->channel[i].type != UTIL_FORMAT_TYPE_VOID) {
1753 break;
1754 }
1755 }
1756 if (i == 4 || desc->channel[i].type == UTIL_FORMAT_TYPE_FLOAT) {
1757 ntype = V_028C70_NUMBER_FLOAT;
1758 } else {
1759 ntype = V_028C70_NUMBER_UNORM;
1760 if (desc->colorspace == UTIL_FORMAT_COLORSPACE_SRGB)
1761 ntype = V_028C70_NUMBER_SRGB;
1762 else if (desc->channel[i].type == UTIL_FORMAT_TYPE_SIGNED) {
1763 if (desc->channel[i].pure_integer) {
1764 ntype = V_028C70_NUMBER_SINT;
1765 } else {
1766 assert(desc->channel[i].normalized);
1767 ntype = V_028C70_NUMBER_SNORM;
1768 }
1769 } else if (desc->channel[i].type == UTIL_FORMAT_TYPE_UNSIGNED) {
1770 if (desc->channel[i].pure_integer) {
1771 ntype = V_028C70_NUMBER_UINT;
1772 } else {
1773 assert(desc->channel[i].normalized);
1774 ntype = V_028C70_NUMBER_UNORM;
1775 }
1776 }
1777 }
1778
1779 format = si_translate_colorformat(surf->base.format);
1780 if (format == V_028C70_COLOR_INVALID) {
1781 R600_ERR("Invalid CB format: %d, disabling CB.\n", surf->base.format);
1782 }
1783 assert(format != V_028C70_COLOR_INVALID);
1784 swap = r600_translate_colorswap(surf->base.format);
1785 if (rtex->resource.b.b.usage == PIPE_USAGE_STAGING) {
1786 endian = V_028C70_ENDIAN_NONE;
1787 } else {
1788 endian = si_colorformat_endian_swap(format);
1789 }
1790
1791 /* blend clamp should be set for all NORM/SRGB types */
1792 if (ntype == V_028C70_NUMBER_UNORM ||
1793 ntype == V_028C70_NUMBER_SNORM ||
1794 ntype == V_028C70_NUMBER_SRGB)
1795 blend_clamp = 1;
1796
1797 /* set blend bypass according to docs if SINT/UINT or
1798 8/24 COLOR variants */
1799 if (ntype == V_028C70_NUMBER_UINT || ntype == V_028C70_NUMBER_SINT ||
1800 format == V_028C70_COLOR_8_24 || format == V_028C70_COLOR_24_8 ||
1801 format == V_028C70_COLOR_X24_8_32_FLOAT) {
1802 blend_clamp = 0;
1803 blend_bypass = 1;
1804 }
1805
1806 color_info = S_028C70_FORMAT(format) |
1807 S_028C70_COMP_SWAP(swap) |
1808 S_028C70_BLEND_CLAMP(blend_clamp) |
1809 S_028C70_BLEND_BYPASS(blend_bypass) |
1810 S_028C70_NUMBER_TYPE(ntype) |
1811 S_028C70_ENDIAN(endian);
1812
1813 color_pitch = S_028C64_TILE_MAX(pitch);
1814
1815 color_attrib = S_028C74_TILE_MODE_INDEX(tile_mode_index) |
1816 S_028C74_FORCE_DST_ALPHA_1(desc->swizzle[3] == UTIL_FORMAT_SWIZZLE_1);
1817
1818 if (rtex->resource.b.b.nr_samples > 1) {
1819 unsigned log_samples = util_logbase2(rtex->resource.b.b.nr_samples);
1820
1821 color_attrib |= S_028C74_NUM_SAMPLES(log_samples) |
1822 S_028C74_NUM_FRAGMENTS(log_samples);
1823
1824 if (rtex->fmask.size) {
1825 color_info |= S_028C70_COMPRESSION(1);
1826 unsigned fmask_bankh = util_logbase2(rtex->fmask.bank_height);
1827
1828 color_attrib |= S_028C74_FMASK_TILE_MODE_INDEX(rtex->fmask.tile_mode_index);
1829
1830 if (sctx->b.chip_class == SI) {
1831 /* due to a hw bug, FMASK_BANK_HEIGHT must be set on SI too */
1832 color_attrib |= S_028C74_FMASK_BANK_HEIGHT(fmask_bankh);
1833 }
1834 if (sctx->b.chip_class >= CIK) {
1835 color_pitch |= S_028C64_FMASK_TILE_MAX(rtex->fmask.pitch / 8 - 1);
1836 }
1837 }
1838 }
1839
1840 offset += rtex->resource.gpu_address;
1841
1842 surf->cb_color_base = offset >> 8;
1843 surf->cb_color_pitch = color_pitch;
1844 surf->cb_color_slice = S_028C68_TILE_MAX(slice);
1845 surf->cb_color_view = color_view;
1846 surf->cb_color_info = color_info;
1847 surf->cb_color_attrib = color_attrib;
1848
1849 if (sctx->b.chip_class >= VI)
1850 surf->cb_dcc_control = S_028C78_OVERWRITE_COMBINER_DISABLE(1);
1851
1852 if (rtex->fmask.size) {
1853 surf->cb_color_fmask = (offset + rtex->fmask.offset) >> 8;
1854 surf->cb_color_fmask_slice = S_028C88_TILE_MAX(rtex->fmask.slice_tile_max);
1855 } else {
1856 /* This must be set for fast clear to work without FMASK. */
1857 surf->cb_color_fmask = surf->cb_color_base;
1858 surf->cb_color_fmask_slice = surf->cb_color_slice;
1859 surf->cb_color_attrib |= S_028C74_FMASK_TILE_MODE_INDEX(tile_mode_index);
1860
1861 if (sctx->b.chip_class == SI) {
1862 unsigned bankh = util_logbase2(rtex->surface.bankh);
1863 surf->cb_color_attrib |= S_028C74_FMASK_BANK_HEIGHT(bankh);
1864 }
1865
1866 if (sctx->b.chip_class >= CIK) {
1867 surf->cb_color_pitch |= S_028C64_FMASK_TILE_MAX(pitch);
1868 }
1869 }
1870
1871 /* Determine pixel shader export format */
1872 max_comp_size = si_colorformat_max_comp_size(format);
1873 if (ntype == V_028C70_NUMBER_SRGB ||
1874 ((ntype == V_028C70_NUMBER_UNORM || ntype == V_028C70_NUMBER_SNORM) &&
1875 max_comp_size <= 10) ||
1876 (ntype == V_028C70_NUMBER_FLOAT && max_comp_size <= 16)) {
1877 surf->export_16bpc = true;
1878 }
1879
1880 surf->color_initialized = true;
1881 }
1882
1883 static void si_init_depth_surface(struct si_context *sctx,
1884 struct r600_surface *surf)
1885 {
1886 struct si_screen *sscreen = sctx->screen;
1887 struct r600_texture *rtex = (struct r600_texture*)surf->base.texture;
1888 unsigned level = surf->base.u.tex.level;
1889 struct radeon_surf_level *levelinfo = &rtex->surface.level[level];
1890 unsigned format, tile_mode_index, array_mode;
1891 unsigned macro_aspect, tile_split, stile_split, bankh, bankw, nbanks, pipe_config;
1892 uint32_t z_info, s_info, db_depth_info;
1893 uint64_t z_offs, s_offs;
1894 uint32_t db_htile_data_base, db_htile_surface, pa_su_poly_offset_db_fmt_cntl = 0;
1895
1896 switch (sctx->framebuffer.state.zsbuf->texture->format) {
1897 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
1898 case PIPE_FORMAT_X8Z24_UNORM:
1899 case PIPE_FORMAT_Z24X8_UNORM:
1900 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
1901 pa_su_poly_offset_db_fmt_cntl = S_028B78_POLY_OFFSET_NEG_NUM_DB_BITS(-24);
1902 break;
1903 case PIPE_FORMAT_Z32_FLOAT:
1904 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
1905 pa_su_poly_offset_db_fmt_cntl = S_028B78_POLY_OFFSET_NEG_NUM_DB_BITS(-23) |
1906 S_028B78_POLY_OFFSET_DB_IS_FLOAT_FMT(1);
1907 break;
1908 case PIPE_FORMAT_Z16_UNORM:
1909 pa_su_poly_offset_db_fmt_cntl = S_028B78_POLY_OFFSET_NEG_NUM_DB_BITS(-16);
1910 break;
1911 default:
1912 assert(0);
1913 }
1914
1915 format = si_translate_dbformat(rtex->resource.b.b.format);
1916
1917 if (format == V_028040_Z_INVALID) {
1918 R600_ERR("Invalid DB format: %d, disabling DB.\n", rtex->resource.b.b.format);
1919 }
1920 assert(format != V_028040_Z_INVALID);
1921
1922 s_offs = z_offs = rtex->resource.gpu_address;
1923 z_offs += rtex->surface.level[level].offset;
1924 s_offs += rtex->surface.stencil_level[level].offset;
1925
1926 db_depth_info = S_02803C_ADDR5_SWIZZLE_MASK(1);
1927
1928 z_info = S_028040_FORMAT(format);
1929 if (rtex->resource.b.b.nr_samples > 1) {
1930 z_info |= S_028040_NUM_SAMPLES(util_logbase2(rtex->resource.b.b.nr_samples));
1931 }
1932
1933 if (rtex->surface.flags & RADEON_SURF_SBUFFER)
1934 s_info = S_028044_FORMAT(V_028044_STENCIL_8);
1935 else
1936 s_info = S_028044_FORMAT(V_028044_STENCIL_INVALID);
1937
1938 if (sctx->b.chip_class >= CIK) {
1939 switch (rtex->surface.level[level].mode) {
1940 case RADEON_SURF_MODE_2D:
1941 array_mode = V_02803C_ARRAY_2D_TILED_THIN1;
1942 break;
1943 case RADEON_SURF_MODE_1D:
1944 case RADEON_SURF_MODE_LINEAR_ALIGNED:
1945 case RADEON_SURF_MODE_LINEAR:
1946 default:
1947 array_mode = V_02803C_ARRAY_1D_TILED_THIN1;
1948 break;
1949 }
1950 tile_split = rtex->surface.tile_split;
1951 stile_split = rtex->surface.stencil_tile_split;
1952 macro_aspect = rtex->surface.mtilea;
1953 bankw = rtex->surface.bankw;
1954 bankh = rtex->surface.bankh;
1955 tile_split = cik_tile_split(tile_split);
1956 stile_split = cik_tile_split(stile_split);
1957 macro_aspect = cik_macro_tile_aspect(macro_aspect);
1958 bankw = cik_bank_wh(bankw);
1959 bankh = cik_bank_wh(bankh);
1960 nbanks = si_num_banks(sscreen, rtex);
1961 tile_mode_index = si_tile_mode_index(rtex, level, false);
1962 pipe_config = cik_db_pipe_config(sscreen, tile_mode_index);
1963
1964 db_depth_info |= S_02803C_ARRAY_MODE(array_mode) |
1965 S_02803C_PIPE_CONFIG(pipe_config) |
1966 S_02803C_BANK_WIDTH(bankw) |
1967 S_02803C_BANK_HEIGHT(bankh) |
1968 S_02803C_MACRO_TILE_ASPECT(macro_aspect) |
1969 S_02803C_NUM_BANKS(nbanks);
1970 z_info |= S_028040_TILE_SPLIT(tile_split);
1971 s_info |= S_028044_TILE_SPLIT(stile_split);
1972 } else {
1973 tile_mode_index = si_tile_mode_index(rtex, level, false);
1974 z_info |= S_028040_TILE_MODE_INDEX(tile_mode_index);
1975 tile_mode_index = si_tile_mode_index(rtex, level, true);
1976 s_info |= S_028044_TILE_MODE_INDEX(tile_mode_index);
1977 }
1978
1979 /* HiZ aka depth buffer htile */
1980 /* use htile only for first level */
1981 if (rtex->htile_buffer && !level) {
1982 z_info |= S_028040_TILE_SURFACE_ENABLE(1) |
1983 S_028040_ALLOW_EXPCLEAR(1);
1984
1985 /* Use all of the htile_buffer for depth, because we don't
1986 * use HTILE for stencil because of FAST_STENCIL_DISABLE. */
1987 s_info |= S_028044_TILE_STENCIL_DISABLE(1);
1988
1989 uint64_t va = rtex->htile_buffer->gpu_address;
1990 db_htile_data_base = va >> 8;
1991 db_htile_surface = S_028ABC_FULL_CACHE(1);
1992 } else {
1993 db_htile_data_base = 0;
1994 db_htile_surface = 0;
1995 }
1996
1997 assert(levelinfo->nblk_x % 8 == 0 && levelinfo->nblk_y % 8 == 0);
1998
1999 surf->db_depth_view = S_028008_SLICE_START(surf->base.u.tex.first_layer) |
2000 S_028008_SLICE_MAX(surf->base.u.tex.last_layer);
2001 surf->db_htile_data_base = db_htile_data_base;
2002 surf->db_depth_info = db_depth_info;
2003 surf->db_z_info = z_info;
2004 surf->db_stencil_info = s_info;
2005 surf->db_depth_base = z_offs >> 8;
2006 surf->db_stencil_base = s_offs >> 8;
2007 surf->db_depth_size = S_028058_PITCH_TILE_MAX((levelinfo->nblk_x / 8) - 1) |
2008 S_028058_HEIGHT_TILE_MAX((levelinfo->nblk_y / 8) - 1);
2009 surf->db_depth_slice = S_02805C_SLICE_TILE_MAX((levelinfo->nblk_x *
2010 levelinfo->nblk_y) / 64 - 1);
2011 surf->db_htile_surface = db_htile_surface;
2012 surf->pa_su_poly_offset_db_fmt_cntl = pa_su_poly_offset_db_fmt_cntl;
2013
2014 surf->depth_initialized = true;
2015 }
2016
2017 static void si_set_framebuffer_state(struct pipe_context *ctx,
2018 const struct pipe_framebuffer_state *state)
2019 {
2020 struct si_context *sctx = (struct si_context *)ctx;
2021 struct pipe_constant_buffer constbuf = {0};
2022 struct r600_surface *surf = NULL;
2023 struct r600_texture *rtex;
2024 bool old_cb0_is_integer = sctx->framebuffer.cb0_is_integer;
2025 unsigned old_nr_samples = sctx->framebuffer.nr_samples;
2026 int i;
2027
2028 /* Only flush TC when changing the framebuffer state, because
2029 * the only client not using TC that can change textures is
2030 * the framebuffer.
2031 *
2032 * Flush all CB and DB caches here because all buffers can be used
2033 * for write by both TC (with shader image stores) and CB/DB.
2034 */
2035 sctx->b.flags |= SI_CONTEXT_INV_TC_L1 |
2036 SI_CONTEXT_INV_TC_L2 |
2037 SI_CONTEXT_FLUSH_AND_INV_FRAMEBUFFER;
2038
2039 util_copy_framebuffer_state(&sctx->framebuffer.state, state);
2040
2041 sctx->framebuffer.export_16bpc = 0;
2042 sctx->framebuffer.compressed_cb_mask = 0;
2043 sctx->framebuffer.nr_samples = util_framebuffer_get_num_samples(state);
2044 sctx->framebuffer.log_samples = util_logbase2(sctx->framebuffer.nr_samples);
2045 sctx->framebuffer.cb0_is_integer = state->nr_cbufs && state->cbufs[0] &&
2046 util_format_is_pure_integer(state->cbufs[0]->format);
2047
2048 if (sctx->framebuffer.cb0_is_integer != old_cb0_is_integer)
2049 si_mark_atom_dirty(sctx, &sctx->db_render_state);
2050
2051 for (i = 0; i < state->nr_cbufs; i++) {
2052 if (!state->cbufs[i])
2053 continue;
2054
2055 surf = (struct r600_surface*)state->cbufs[i];
2056 rtex = (struct r600_texture*)surf->base.texture;
2057
2058 if (!surf->color_initialized) {
2059 si_initialize_color_surface(sctx, surf);
2060 }
2061
2062 if (surf->export_16bpc) {
2063 sctx->framebuffer.export_16bpc |= 1 << i;
2064 }
2065
2066 if (rtex->fmask.size && rtex->cmask.size) {
2067 sctx->framebuffer.compressed_cb_mask |= 1 << i;
2068 }
2069 r600_context_add_resource_size(ctx, surf->base.texture);
2070 }
2071 /* Set the 16BPC export for possible dual-src blending. */
2072 if (i == 1 && surf && surf->export_16bpc) {
2073 sctx->framebuffer.export_16bpc |= 1 << 1;
2074 }
2075
2076 assert(!(sctx->framebuffer.export_16bpc & ~0xff));
2077
2078 if (state->zsbuf) {
2079 surf = (struct r600_surface*)state->zsbuf;
2080
2081 if (!surf->depth_initialized) {
2082 si_init_depth_surface(sctx, surf);
2083 }
2084 r600_context_add_resource_size(ctx, surf->base.texture);
2085 }
2086
2087 si_update_fb_rs_state(sctx);
2088 si_update_fb_blend_state(sctx);
2089
2090 sctx->framebuffer.atom.num_dw = state->nr_cbufs*16 + (8 - state->nr_cbufs)*3;
2091 sctx->framebuffer.atom.num_dw += state->zsbuf ? 26 : 4;
2092 sctx->framebuffer.atom.num_dw += 3; /* WINDOW_SCISSOR_BR */
2093 sctx->framebuffer.atom.num_dw += 18; /* MSAA sample locations */
2094 si_mark_atom_dirty(sctx, &sctx->framebuffer.atom);
2095
2096 if (sctx->framebuffer.nr_samples != old_nr_samples) {
2097 si_mark_atom_dirty(sctx, &sctx->msaa_config);
2098 si_mark_atom_dirty(sctx, &sctx->db_render_state);
2099
2100 /* Set sample locations as fragment shader constants. */
2101 switch (sctx->framebuffer.nr_samples) {
2102 case 1:
2103 constbuf.user_buffer = sctx->b.sample_locations_1x;
2104 break;
2105 case 2:
2106 constbuf.user_buffer = sctx->b.sample_locations_2x;
2107 break;
2108 case 4:
2109 constbuf.user_buffer = sctx->b.sample_locations_4x;
2110 break;
2111 case 8:
2112 constbuf.user_buffer = sctx->b.sample_locations_8x;
2113 break;
2114 case 16:
2115 constbuf.user_buffer = sctx->b.sample_locations_16x;
2116 break;
2117 default:
2118 assert(0);
2119 }
2120 constbuf.buffer_size = sctx->framebuffer.nr_samples * 2 * 4;
2121 ctx->set_constant_buffer(ctx, PIPE_SHADER_FRAGMENT,
2122 SI_DRIVER_STATE_CONST_BUF, &constbuf);
2123
2124 /* Smoothing (only possible with nr_samples == 1) uses the same
2125 * sample locations as the MSAA it simulates.
2126 *
2127 * Therefore, don't update the sample locations when
2128 * transitioning from no AA to smoothing-equivalent AA, and
2129 * vice versa.
2130 */
2131 if ((sctx->framebuffer.nr_samples != 1 ||
2132 old_nr_samples != SI_NUM_SMOOTH_AA_SAMPLES) &&
2133 (sctx->framebuffer.nr_samples != SI_NUM_SMOOTH_AA_SAMPLES ||
2134 old_nr_samples != 1))
2135 si_mark_atom_dirty(sctx, &sctx->msaa_sample_locs);
2136 }
2137 }
2138
2139 static void si_emit_framebuffer_state(struct si_context *sctx, struct r600_atom *atom)
2140 {
2141 struct radeon_winsys_cs *cs = sctx->b.rings.gfx.cs;
2142 struct pipe_framebuffer_state *state = &sctx->framebuffer.state;
2143 unsigned i, nr_cbufs = state->nr_cbufs;
2144 struct r600_texture *tex = NULL;
2145 struct r600_surface *cb = NULL;
2146
2147 /* Colorbuffers. */
2148 for (i = 0; i < nr_cbufs; i++) {
2149 cb = (struct r600_surface*)state->cbufs[i];
2150 if (!cb) {
2151 r600_write_context_reg(cs, R_028C70_CB_COLOR0_INFO + i * 0x3C,
2152 S_028C70_FORMAT(V_028C70_COLOR_INVALID));
2153 continue;
2154 }
2155
2156 tex = (struct r600_texture *)cb->base.texture;
2157 r600_context_bo_reloc(&sctx->b, &sctx->b.rings.gfx,
2158 &tex->resource, RADEON_USAGE_READWRITE,
2159 tex->surface.nsamples > 1 ?
2160 RADEON_PRIO_COLOR_BUFFER_MSAA :
2161 RADEON_PRIO_COLOR_BUFFER);
2162
2163 if (tex->cmask_buffer && tex->cmask_buffer != &tex->resource) {
2164 r600_context_bo_reloc(&sctx->b, &sctx->b.rings.gfx,
2165 tex->cmask_buffer, RADEON_USAGE_READWRITE,
2166 RADEON_PRIO_COLOR_META);
2167 }
2168
2169 r600_write_context_reg_seq(cs, R_028C60_CB_COLOR0_BASE + i * 0x3C,
2170 sctx->b.chip_class >= VI ? 14 : 13);
2171 radeon_emit(cs, cb->cb_color_base); /* R_028C60_CB_COLOR0_BASE */
2172 radeon_emit(cs, cb->cb_color_pitch); /* R_028C64_CB_COLOR0_PITCH */
2173 radeon_emit(cs, cb->cb_color_slice); /* R_028C68_CB_COLOR0_SLICE */
2174 radeon_emit(cs, cb->cb_color_view); /* R_028C6C_CB_COLOR0_VIEW */
2175 radeon_emit(cs, cb->cb_color_info | tex->cb_color_info); /* R_028C70_CB_COLOR0_INFO */
2176 radeon_emit(cs, cb->cb_color_attrib); /* R_028C74_CB_COLOR0_ATTRIB */
2177 radeon_emit(cs, cb->cb_dcc_control); /* R_028C78_CB_COLOR0_DCC_CONTROL */
2178 radeon_emit(cs, tex->cmask.base_address_reg); /* R_028C7C_CB_COLOR0_CMASK */
2179 radeon_emit(cs, tex->cmask.slice_tile_max); /* R_028C80_CB_COLOR0_CMASK_SLICE */
2180 radeon_emit(cs, cb->cb_color_fmask); /* R_028C84_CB_COLOR0_FMASK */
2181 radeon_emit(cs, cb->cb_color_fmask_slice); /* R_028C88_CB_COLOR0_FMASK_SLICE */
2182 radeon_emit(cs, tex->color_clear_value[0]); /* R_028C8C_CB_COLOR0_CLEAR_WORD0 */
2183 radeon_emit(cs, tex->color_clear_value[1]); /* R_028C90_CB_COLOR0_CLEAR_WORD1 */
2184
2185 if (sctx->b.chip_class >= VI)
2186 radeon_emit(cs, 0); /* R_028C94_CB_COLOR0_DCC_BASE */
2187 }
2188 /* set CB_COLOR1_INFO for possible dual-src blending */
2189 if (i == 1 && state->cbufs[0]) {
2190 r600_write_context_reg(cs, R_028C70_CB_COLOR0_INFO + 1 * 0x3C,
2191 cb->cb_color_info | tex->cb_color_info);
2192 i++;
2193 }
2194 for (; i < 8 ; i++) {
2195 r600_write_context_reg(cs, R_028C70_CB_COLOR0_INFO + i * 0x3C, 0);
2196 }
2197
2198 /* ZS buffer. */
2199 if (state->zsbuf) {
2200 struct r600_surface *zb = (struct r600_surface*)state->zsbuf;
2201 struct r600_texture *rtex = (struct r600_texture*)zb->base.texture;
2202
2203 r600_context_bo_reloc(&sctx->b, &sctx->b.rings.gfx,
2204 &rtex->resource, RADEON_USAGE_READWRITE,
2205 zb->base.texture->nr_samples > 1 ?
2206 RADEON_PRIO_DEPTH_BUFFER_MSAA :
2207 RADEON_PRIO_DEPTH_BUFFER);
2208
2209 if (zb->db_htile_data_base) {
2210 r600_context_bo_reloc(&sctx->b, &sctx->b.rings.gfx,
2211 rtex->htile_buffer, RADEON_USAGE_READWRITE,
2212 RADEON_PRIO_DEPTH_META);
2213 }
2214
2215 r600_write_context_reg(cs, R_028008_DB_DEPTH_VIEW, zb->db_depth_view);
2216 r600_write_context_reg(cs, R_028014_DB_HTILE_DATA_BASE, zb->db_htile_data_base);
2217
2218 r600_write_context_reg_seq(cs, R_02803C_DB_DEPTH_INFO, 9);
2219 radeon_emit(cs, zb->db_depth_info); /* R_02803C_DB_DEPTH_INFO */
2220 radeon_emit(cs, zb->db_z_info | /* R_028040_DB_Z_INFO */
2221 S_028040_ZRANGE_PRECISION(rtex->depth_clear_value != 0));
2222 radeon_emit(cs, zb->db_stencil_info); /* R_028044_DB_STENCIL_INFO */
2223 radeon_emit(cs, zb->db_depth_base); /* R_028048_DB_Z_READ_BASE */
2224 radeon_emit(cs, zb->db_stencil_base); /* R_02804C_DB_STENCIL_READ_BASE */
2225 radeon_emit(cs, zb->db_depth_base); /* R_028050_DB_Z_WRITE_BASE */
2226 radeon_emit(cs, zb->db_stencil_base); /* R_028054_DB_STENCIL_WRITE_BASE */
2227 radeon_emit(cs, zb->db_depth_size); /* R_028058_DB_DEPTH_SIZE */
2228 radeon_emit(cs, zb->db_depth_slice); /* R_02805C_DB_DEPTH_SLICE */
2229
2230 r600_write_context_reg(cs, R_028ABC_DB_HTILE_SURFACE, zb->db_htile_surface);
2231 r600_write_context_reg(cs, R_02802C_DB_DEPTH_CLEAR, fui(rtex->depth_clear_value));
2232 r600_write_context_reg(cs, R_028B78_PA_SU_POLY_OFFSET_DB_FMT_CNTL,
2233 zb->pa_su_poly_offset_db_fmt_cntl);
2234 } else {
2235 r600_write_context_reg_seq(cs, R_028040_DB_Z_INFO, 2);
2236 radeon_emit(cs, S_028040_FORMAT(V_028040_Z_INVALID)); /* R_028040_DB_Z_INFO */
2237 radeon_emit(cs, S_028044_FORMAT(V_028044_STENCIL_INVALID)); /* R_028044_DB_STENCIL_INFO */
2238 }
2239
2240 /* Framebuffer dimensions. */
2241 /* PA_SC_WINDOW_SCISSOR_TL is set in si_init_config() */
2242 r600_write_context_reg(cs, R_028208_PA_SC_WINDOW_SCISSOR_BR,
2243 S_028208_BR_X(state->width) | S_028208_BR_Y(state->height));
2244 }
2245
2246 static void si_emit_msaa_sample_locs(struct r600_common_context *rctx,
2247 struct r600_atom *atom)
2248 {
2249 struct si_context *sctx = (struct si_context *)rctx;
2250 struct radeon_winsys_cs *cs = sctx->b.rings.gfx.cs;
2251 unsigned nr_samples = sctx->framebuffer.nr_samples;
2252
2253 cayman_emit_msaa_sample_locs(cs, nr_samples > 1 ? nr_samples :
2254 SI_NUM_SMOOTH_AA_SAMPLES);
2255 }
2256
2257 const struct r600_atom si_atom_msaa_sample_locs = { si_emit_msaa_sample_locs, 18 }; /* number of CS dwords */
2258
2259 static void si_emit_msaa_config(struct r600_common_context *rctx, struct r600_atom *atom)
2260 {
2261 struct si_context *sctx = (struct si_context *)rctx;
2262 struct radeon_winsys_cs *cs = sctx->b.rings.gfx.cs;
2263
2264 cayman_emit_msaa_config(cs, sctx->framebuffer.nr_samples,
2265 sctx->ps_iter_samples,
2266 sctx->smoothing_enabled ? SI_NUM_SMOOTH_AA_SAMPLES : 0);
2267 }
2268
2269 const struct r600_atom si_atom_msaa_config = { si_emit_msaa_config, 10 }; /* number of CS dwords */
2270
2271 static void si_set_min_samples(struct pipe_context *ctx, unsigned min_samples)
2272 {
2273 struct si_context *sctx = (struct si_context *)ctx;
2274
2275 if (sctx->ps_iter_samples == min_samples)
2276 return;
2277
2278 sctx->ps_iter_samples = min_samples;
2279
2280 if (sctx->framebuffer.nr_samples > 1)
2281 si_mark_atom_dirty(sctx, &sctx->msaa_config);
2282 }
2283
2284 /*
2285 * Samplers
2286 */
2287
2288 /**
2289 * Create a sampler view.
2290 *
2291 * @param ctx context
2292 * @param texture texture
2293 * @param state sampler view template
2294 * @param width0 width0 override (for compressed textures as int)
2295 * @param height0 height0 override (for compressed textures as int)
2296 * @param force_level set the base address to the level (for compressed textures)
2297 */
2298 struct pipe_sampler_view *
2299 si_create_sampler_view_custom(struct pipe_context *ctx,
2300 struct pipe_resource *texture,
2301 const struct pipe_sampler_view *state,
2302 unsigned width0, unsigned height0,
2303 unsigned force_level)
2304 {
2305 struct si_context *sctx = (struct si_context*)ctx;
2306 struct si_sampler_view *view = CALLOC_STRUCT(si_sampler_view);
2307 struct r600_texture *tmp = (struct r600_texture*)texture;
2308 const struct util_format_description *desc;
2309 unsigned format, num_format, base_level, first_level, last_level;
2310 uint32_t pitch = 0;
2311 unsigned char state_swizzle[4], swizzle[4];
2312 unsigned height, depth, width;
2313 enum pipe_format pipe_format = state->format;
2314 struct radeon_surf_level *surflevel;
2315 int first_non_void;
2316 uint64_t va;
2317
2318 if (view == NULL)
2319 return NULL;
2320
2321 /* initialize base object */
2322 view->base = *state;
2323 view->base.texture = NULL;
2324 view->base.reference.count = 1;
2325 view->base.context = ctx;
2326
2327 /* NULL resource, obey swizzle (only ZERO and ONE make sense). */
2328 if (!texture) {
2329 view->state[3] = S_008F1C_DST_SEL_X(si_map_swizzle(state->swizzle_r)) |
2330 S_008F1C_DST_SEL_Y(si_map_swizzle(state->swizzle_g)) |
2331 S_008F1C_DST_SEL_Z(si_map_swizzle(state->swizzle_b)) |
2332 S_008F1C_DST_SEL_W(si_map_swizzle(state->swizzle_a)) |
2333 S_008F1C_TYPE(V_008F1C_SQ_RSRC_IMG_1D);
2334 return &view->base;
2335 }
2336
2337 pipe_resource_reference(&view->base.texture, texture);
2338 view->resource = &tmp->resource;
2339
2340 /* Buffer resource. */
2341 if (texture->target == PIPE_BUFFER) {
2342 unsigned stride, num_records;
2343
2344 desc = util_format_description(state->format);
2345 first_non_void = util_format_get_first_non_void_channel(state->format);
2346 stride = desc->block.bits / 8;
2347 va = tmp->resource.gpu_address + state->u.buf.first_element*stride;
2348 format = si_translate_buffer_dataformat(ctx->screen, desc, first_non_void);
2349 num_format = si_translate_buffer_numformat(ctx->screen, desc, first_non_void);
2350
2351 num_records = state->u.buf.last_element + 1 - state->u.buf.first_element;
2352 num_records = MIN2(num_records, texture->width0 / stride);
2353
2354 if (sctx->b.chip_class >= VI)
2355 num_records *= stride;
2356
2357 view->state[4] = va;
2358 view->state[5] = S_008F04_BASE_ADDRESS_HI(va >> 32) |
2359 S_008F04_STRIDE(stride);
2360 view->state[6] = num_records;
2361 view->state[7] = S_008F0C_DST_SEL_X(si_map_swizzle(desc->swizzle[0])) |
2362 S_008F0C_DST_SEL_Y(si_map_swizzle(desc->swizzle[1])) |
2363 S_008F0C_DST_SEL_Z(si_map_swizzle(desc->swizzle[2])) |
2364 S_008F0C_DST_SEL_W(si_map_swizzle(desc->swizzle[3])) |
2365 S_008F0C_NUM_FORMAT(num_format) |
2366 S_008F0C_DATA_FORMAT(format);
2367
2368 LIST_ADDTAIL(&view->list, &sctx->b.texture_buffers);
2369 return &view->base;
2370 }
2371
2372 state_swizzle[0] = state->swizzle_r;
2373 state_swizzle[1] = state->swizzle_g;
2374 state_swizzle[2] = state->swizzle_b;
2375 state_swizzle[3] = state->swizzle_a;
2376
2377 surflevel = tmp->surface.level;
2378
2379 /* Texturing with separate depth and stencil. */
2380 if (tmp->is_depth && !tmp->is_flushing_texture) {
2381 switch (pipe_format) {
2382 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
2383 pipe_format = PIPE_FORMAT_Z32_FLOAT;
2384 break;
2385 case PIPE_FORMAT_X8Z24_UNORM:
2386 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
2387 /* Z24 is always stored like this. */
2388 pipe_format = PIPE_FORMAT_Z24X8_UNORM;
2389 break;
2390 case PIPE_FORMAT_X24S8_UINT:
2391 case PIPE_FORMAT_S8X24_UINT:
2392 case PIPE_FORMAT_X32_S8X24_UINT:
2393 pipe_format = PIPE_FORMAT_S8_UINT;
2394 surflevel = tmp->surface.stencil_level;
2395 break;
2396 default:;
2397 }
2398 }
2399
2400 desc = util_format_description(pipe_format);
2401
2402 if (desc->colorspace == UTIL_FORMAT_COLORSPACE_ZS) {
2403 const unsigned char swizzle_xxxx[4] = {0, 0, 0, 0};
2404 const unsigned char swizzle_yyyy[4] = {1, 1, 1, 1};
2405
2406 switch (pipe_format) {
2407 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
2408 case PIPE_FORMAT_X24S8_UINT:
2409 case PIPE_FORMAT_X32_S8X24_UINT:
2410 case PIPE_FORMAT_X8Z24_UNORM:
2411 util_format_compose_swizzles(swizzle_yyyy, state_swizzle, swizzle);
2412 break;
2413 default:
2414 util_format_compose_swizzles(swizzle_xxxx, state_swizzle, swizzle);
2415 }
2416 } else {
2417 util_format_compose_swizzles(desc->swizzle, state_swizzle, swizzle);
2418 }
2419
2420 first_non_void = util_format_get_first_non_void_channel(pipe_format);
2421
2422 switch (pipe_format) {
2423 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
2424 num_format = V_008F14_IMG_NUM_FORMAT_UNORM;
2425 break;
2426 default:
2427 if (first_non_void < 0) {
2428 if (util_format_is_compressed(pipe_format)) {
2429 switch (pipe_format) {
2430 case PIPE_FORMAT_DXT1_SRGB:
2431 case PIPE_FORMAT_DXT1_SRGBA:
2432 case PIPE_FORMAT_DXT3_SRGBA:
2433 case PIPE_FORMAT_DXT5_SRGBA:
2434 case PIPE_FORMAT_BPTC_SRGBA:
2435 num_format = V_008F14_IMG_NUM_FORMAT_SRGB;
2436 break;
2437 case PIPE_FORMAT_RGTC1_SNORM:
2438 case PIPE_FORMAT_LATC1_SNORM:
2439 case PIPE_FORMAT_RGTC2_SNORM:
2440 case PIPE_FORMAT_LATC2_SNORM:
2441 /* implies float, so use SNORM/UNORM to determine
2442 whether data is signed or not */
2443 case PIPE_FORMAT_BPTC_RGB_FLOAT:
2444 num_format = V_008F14_IMG_NUM_FORMAT_SNORM;
2445 break;
2446 default:
2447 num_format = V_008F14_IMG_NUM_FORMAT_UNORM;
2448 break;
2449 }
2450 } else if (desc->layout == UTIL_FORMAT_LAYOUT_SUBSAMPLED) {
2451 num_format = V_008F14_IMG_NUM_FORMAT_UNORM;
2452 } else {
2453 num_format = V_008F14_IMG_NUM_FORMAT_FLOAT;
2454 }
2455 } else if (desc->colorspace == UTIL_FORMAT_COLORSPACE_SRGB) {
2456 num_format = V_008F14_IMG_NUM_FORMAT_SRGB;
2457 } else {
2458 num_format = V_008F14_IMG_NUM_FORMAT_UNORM;
2459
2460 switch (desc->channel[first_non_void].type) {
2461 case UTIL_FORMAT_TYPE_FLOAT:
2462 num_format = V_008F14_IMG_NUM_FORMAT_FLOAT;
2463 break;
2464 case UTIL_FORMAT_TYPE_SIGNED:
2465 if (desc->channel[first_non_void].normalized)
2466 num_format = V_008F14_IMG_NUM_FORMAT_SNORM;
2467 else if (desc->channel[first_non_void].pure_integer)
2468 num_format = V_008F14_IMG_NUM_FORMAT_SINT;
2469 else
2470 num_format = V_008F14_IMG_NUM_FORMAT_SSCALED;
2471 break;
2472 case UTIL_FORMAT_TYPE_UNSIGNED:
2473 if (desc->channel[first_non_void].normalized)
2474 num_format = V_008F14_IMG_NUM_FORMAT_UNORM;
2475 else if (desc->channel[first_non_void].pure_integer)
2476 num_format = V_008F14_IMG_NUM_FORMAT_UINT;
2477 else
2478 num_format = V_008F14_IMG_NUM_FORMAT_USCALED;
2479 }
2480 }
2481 }
2482
2483 format = si_translate_texformat(ctx->screen, pipe_format, desc, first_non_void);
2484 if (format == ~0) {
2485 format = 0;
2486 }
2487
2488 base_level = 0;
2489 first_level = state->u.tex.first_level;
2490 last_level = state->u.tex.last_level;
2491 width = width0;
2492 height = height0;
2493 depth = texture->depth0;
2494
2495 if (force_level) {
2496 assert(force_level == first_level &&
2497 force_level == last_level);
2498 base_level = force_level;
2499 first_level = 0;
2500 last_level = 0;
2501 width = u_minify(width, force_level);
2502 height = u_minify(height, force_level);
2503 depth = u_minify(depth, force_level);
2504 }
2505
2506 pitch = surflevel[base_level].nblk_x * util_format_get_blockwidth(pipe_format);
2507
2508 if (texture->target == PIPE_TEXTURE_1D_ARRAY) {
2509 height = 1;
2510 depth = texture->array_size;
2511 } else if (texture->target == PIPE_TEXTURE_2D_ARRAY) {
2512 depth = texture->array_size;
2513 } else if (texture->target == PIPE_TEXTURE_CUBE_ARRAY)
2514 depth = texture->array_size / 6;
2515
2516 va = tmp->resource.gpu_address + surflevel[base_level].offset;
2517
2518 view->state[0] = va >> 8;
2519 view->state[1] = (S_008F14_BASE_ADDRESS_HI(va >> 40) |
2520 S_008F14_DATA_FORMAT(format) |
2521 S_008F14_NUM_FORMAT(num_format));
2522 view->state[2] = (S_008F18_WIDTH(width - 1) |
2523 S_008F18_HEIGHT(height - 1));
2524 view->state[3] = (S_008F1C_DST_SEL_X(si_map_swizzle(swizzle[0])) |
2525 S_008F1C_DST_SEL_Y(si_map_swizzle(swizzle[1])) |
2526 S_008F1C_DST_SEL_Z(si_map_swizzle(swizzle[2])) |
2527 S_008F1C_DST_SEL_W(si_map_swizzle(swizzle[3])) |
2528 S_008F1C_BASE_LEVEL(texture->nr_samples > 1 ?
2529 0 : first_level) |
2530 S_008F1C_LAST_LEVEL(texture->nr_samples > 1 ?
2531 util_logbase2(texture->nr_samples) :
2532 last_level) |
2533 S_008F1C_TILING_INDEX(si_tile_mode_index(tmp, base_level, false)) |
2534 S_008F1C_POW2_PAD(texture->last_level > 0) |
2535 S_008F1C_TYPE(si_tex_dim(texture->target, texture->nr_samples)));
2536 view->state[4] = (S_008F20_DEPTH(depth - 1) | S_008F20_PITCH(pitch - 1));
2537 view->state[5] = (S_008F24_BASE_ARRAY(state->u.tex.first_layer) |
2538 S_008F24_LAST_ARRAY(state->u.tex.last_layer));
2539 view->state[6] = 0;
2540 view->state[7] = 0;
2541
2542 /* Initialize the sampler view for FMASK. */
2543 if (tmp->fmask.size) {
2544 uint64_t va = tmp->resource.gpu_address + tmp->fmask.offset;
2545 uint32_t fmask_format;
2546
2547 switch (texture->nr_samples) {
2548 case 2:
2549 fmask_format = V_008F14_IMG_DATA_FORMAT_FMASK8_S2_F2;
2550 break;
2551 case 4:
2552 fmask_format = V_008F14_IMG_DATA_FORMAT_FMASK8_S4_F4;
2553 break;
2554 case 8:
2555 fmask_format = V_008F14_IMG_DATA_FORMAT_FMASK32_S8_F8;
2556 break;
2557 default:
2558 assert(0);
2559 fmask_format = V_008F14_IMG_DATA_FORMAT_INVALID;
2560 }
2561
2562 view->fmask_state[0] = va >> 8;
2563 view->fmask_state[1] = S_008F14_BASE_ADDRESS_HI(va >> 40) |
2564 S_008F14_DATA_FORMAT(fmask_format) |
2565 S_008F14_NUM_FORMAT(V_008F14_IMG_NUM_FORMAT_UINT);
2566 view->fmask_state[2] = S_008F18_WIDTH(width - 1) |
2567 S_008F18_HEIGHT(height - 1);
2568 view->fmask_state[3] = S_008F1C_DST_SEL_X(V_008F1C_SQ_SEL_X) |
2569 S_008F1C_DST_SEL_Y(V_008F1C_SQ_SEL_X) |
2570 S_008F1C_DST_SEL_Z(V_008F1C_SQ_SEL_X) |
2571 S_008F1C_DST_SEL_W(V_008F1C_SQ_SEL_X) |
2572 S_008F1C_TILING_INDEX(tmp->fmask.tile_mode_index) |
2573 S_008F1C_TYPE(si_tex_dim(texture->target, 0));
2574 view->fmask_state[4] = S_008F20_DEPTH(depth - 1) |
2575 S_008F20_PITCH(tmp->fmask.pitch - 1);
2576 view->fmask_state[5] = S_008F24_BASE_ARRAY(state->u.tex.first_layer) |
2577 S_008F24_LAST_ARRAY(state->u.tex.last_layer);
2578 view->fmask_state[6] = 0;
2579 view->fmask_state[7] = 0;
2580 }
2581
2582 return &view->base;
2583 }
2584
2585 static struct pipe_sampler_view *
2586 si_create_sampler_view(struct pipe_context *ctx,
2587 struct pipe_resource *texture,
2588 const struct pipe_sampler_view *state)
2589 {
2590 return si_create_sampler_view_custom(ctx, texture, state,
2591 texture ? texture->width0 : 0,
2592 texture ? texture->height0 : 0, 0);
2593 }
2594
2595 static void si_sampler_view_destroy(struct pipe_context *ctx,
2596 struct pipe_sampler_view *state)
2597 {
2598 struct si_sampler_view *view = (struct si_sampler_view *)state;
2599
2600 if (view->resource && view->resource->b.b.target == PIPE_BUFFER)
2601 LIST_DELINIT(&view->list);
2602
2603 pipe_resource_reference(&state->texture, NULL);
2604 FREE(view);
2605 }
2606
2607 static bool wrap_mode_uses_border_color(unsigned wrap, bool linear_filter)
2608 {
2609 return wrap == PIPE_TEX_WRAP_CLAMP_TO_BORDER ||
2610 wrap == PIPE_TEX_WRAP_MIRROR_CLAMP_TO_BORDER ||
2611 (linear_filter &&
2612 (wrap == PIPE_TEX_WRAP_CLAMP ||
2613 wrap == PIPE_TEX_WRAP_MIRROR_CLAMP));
2614 }
2615
2616 static bool sampler_state_needs_border_color(const struct pipe_sampler_state *state)
2617 {
2618 bool linear_filter = state->min_img_filter != PIPE_TEX_FILTER_NEAREST ||
2619 state->mag_img_filter != PIPE_TEX_FILTER_NEAREST;
2620
2621 return (state->border_color.ui[0] || state->border_color.ui[1] ||
2622 state->border_color.ui[2] || state->border_color.ui[3]) &&
2623 (wrap_mode_uses_border_color(state->wrap_s, linear_filter) ||
2624 wrap_mode_uses_border_color(state->wrap_t, linear_filter) ||
2625 wrap_mode_uses_border_color(state->wrap_r, linear_filter));
2626 }
2627
2628 static void *si_create_sampler_state(struct pipe_context *ctx,
2629 const struct pipe_sampler_state *state)
2630 {
2631 struct si_sampler_state *rstate = CALLOC_STRUCT(si_sampler_state);
2632 unsigned aniso_flag_offset = state->max_anisotropy > 1 ? 2 : 0;
2633 unsigned border_color_type;
2634
2635 if (rstate == NULL) {
2636 return NULL;
2637 }
2638
2639 if (sampler_state_needs_border_color(state))
2640 border_color_type = V_008F3C_SQ_TEX_BORDER_COLOR_REGISTER;
2641 else
2642 border_color_type = V_008F3C_SQ_TEX_BORDER_COLOR_TRANS_BLACK;
2643
2644 rstate->val[0] = (S_008F30_CLAMP_X(si_tex_wrap(state->wrap_s)) |
2645 S_008F30_CLAMP_Y(si_tex_wrap(state->wrap_t)) |
2646 S_008F30_CLAMP_Z(si_tex_wrap(state->wrap_r)) |
2647 r600_tex_aniso_filter(state->max_anisotropy) << 9 |
2648 S_008F30_DEPTH_COMPARE_FUNC(si_tex_compare(state->compare_func)) |
2649 S_008F30_FORCE_UNNORMALIZED(!state->normalized_coords) |
2650 S_008F30_DISABLE_CUBE_WRAP(!state->seamless_cube_map));
2651 rstate->val[1] = (S_008F34_MIN_LOD(S_FIXED(CLAMP(state->min_lod, 0, 15), 8)) |
2652 S_008F34_MAX_LOD(S_FIXED(CLAMP(state->max_lod, 0, 15), 8)));
2653 rstate->val[2] = (S_008F38_LOD_BIAS(S_FIXED(CLAMP(state->lod_bias, -16, 16), 8)) |
2654 S_008F38_XY_MAG_FILTER(si_tex_filter(state->mag_img_filter) | aniso_flag_offset) |
2655 S_008F38_XY_MIN_FILTER(si_tex_filter(state->min_img_filter) | aniso_flag_offset) |
2656 S_008F38_MIP_FILTER(si_tex_mipfilter(state->min_mip_filter)));
2657 rstate->val[3] = S_008F3C_BORDER_COLOR_TYPE(border_color_type);
2658
2659 if (border_color_type == V_008F3C_SQ_TEX_BORDER_COLOR_REGISTER) {
2660 memcpy(rstate->border_color, state->border_color.ui,
2661 sizeof(rstate->border_color));
2662 }
2663
2664 return rstate;
2665 }
2666
2667 /* Upload border colors and update the pointers in resource descriptors.
2668 * There can only be 4096 border colors per context.
2669 *
2670 * XXX: This is broken if the buffer gets reallocated.
2671 */
2672 static void si_set_border_colors(struct si_context *sctx, unsigned count,
2673 void **states)
2674 {
2675 struct si_sampler_state **rstates = (struct si_sampler_state **)states;
2676 uint32_t *border_color_table = NULL;
2677 int i, j;
2678
2679 for (i = 0; i < count; i++) {
2680 if (rstates[i] &&
2681 G_008F3C_BORDER_COLOR_TYPE(rstates[i]->val[3]) ==
2682 V_008F3C_SQ_TEX_BORDER_COLOR_REGISTER) {
2683 if (!sctx->border_color_table ||
2684 ((sctx->border_color_offset + count - i) &
2685 C_008F3C_BORDER_COLOR_PTR)) {
2686 r600_resource_reference(&sctx->border_color_table, NULL);
2687 sctx->border_color_offset = 0;
2688
2689 sctx->border_color_table =
2690 si_resource_create_custom(&sctx->screen->b.b,
2691 PIPE_USAGE_DYNAMIC,
2692 4096 * 4 * 4);
2693 }
2694
2695 if (!border_color_table) {
2696 border_color_table =
2697 sctx->b.ws->buffer_map(sctx->border_color_table->cs_buf,
2698 sctx->b.rings.gfx.cs,
2699 PIPE_TRANSFER_WRITE |
2700 PIPE_TRANSFER_UNSYNCHRONIZED);
2701 }
2702
2703 for (j = 0; j < 4; j++) {
2704 border_color_table[4 * sctx->border_color_offset + j] =
2705 util_le32_to_cpu(rstates[i]->border_color[j]);
2706 }
2707
2708 rstates[i]->val[3] &= C_008F3C_BORDER_COLOR_PTR;
2709 rstates[i]->val[3] |= S_008F3C_BORDER_COLOR_PTR(sctx->border_color_offset++);
2710 }
2711 }
2712
2713 if (border_color_table) {
2714 struct si_pm4_state *pm4 = CALLOC_STRUCT(si_pm4_state);
2715
2716 uint64_t va_offset = sctx->border_color_table->gpu_address;
2717
2718 si_pm4_set_reg(pm4, R_028080_TA_BC_BASE_ADDR, va_offset >> 8);
2719 if (sctx->b.chip_class >= CIK)
2720 si_pm4_set_reg(pm4, R_028084_TA_BC_BASE_ADDR_HI, va_offset >> 40);
2721 si_pm4_add_bo(pm4, sctx->border_color_table, RADEON_USAGE_READ,
2722 RADEON_PRIO_SHADER_DATA);
2723 si_pm4_set_state(sctx, ta_bordercolor_base, pm4);
2724 }
2725 }
2726
2727 static void si_bind_sampler_states(struct pipe_context *ctx, unsigned shader,
2728 unsigned start, unsigned count,
2729 void **states)
2730 {
2731 struct si_context *sctx = (struct si_context *)ctx;
2732
2733 if (!count || shader >= SI_NUM_SHADERS)
2734 return;
2735
2736 si_set_border_colors(sctx, count, states);
2737 si_set_sampler_descriptors(sctx, shader, start, count, states);
2738 }
2739
2740 static void si_set_sample_mask(struct pipe_context *ctx, unsigned sample_mask)
2741 {
2742 struct si_context *sctx = (struct si_context *)ctx;
2743 struct si_state_sample_mask *state = CALLOC_STRUCT(si_state_sample_mask);
2744 struct si_pm4_state *pm4 = &state->pm4;
2745 uint16_t mask = sample_mask;
2746
2747 if (state == NULL)
2748 return;
2749
2750 state->sample_mask = mask;
2751 si_pm4_set_reg(pm4, R_028C38_PA_SC_AA_MASK_X0Y0_X1Y0, mask | (mask << 16));
2752 si_pm4_set_reg(pm4, R_028C3C_PA_SC_AA_MASK_X0Y1_X1Y1, mask | (mask << 16));
2753
2754 si_pm4_set_state(sctx, sample_mask, state);
2755 }
2756
2757 static void si_delete_sampler_state(struct pipe_context *ctx, void *state)
2758 {
2759 free(state);
2760 }
2761
2762 /*
2763 * Vertex elements & buffers
2764 */
2765
2766 static void *si_create_vertex_elements(struct pipe_context *ctx,
2767 unsigned count,
2768 const struct pipe_vertex_element *elements)
2769 {
2770 struct si_vertex_element *v = CALLOC_STRUCT(si_vertex_element);
2771 int i;
2772
2773 assert(count < PIPE_MAX_ATTRIBS);
2774 if (!v)
2775 return NULL;
2776
2777 v->count = count;
2778 for (i = 0; i < count; ++i) {
2779 const struct util_format_description *desc;
2780 unsigned data_format, num_format;
2781 int first_non_void;
2782
2783 desc = util_format_description(elements[i].src_format);
2784 first_non_void = util_format_get_first_non_void_channel(elements[i].src_format);
2785 data_format = si_translate_buffer_dataformat(ctx->screen, desc, first_non_void);
2786 num_format = si_translate_buffer_numformat(ctx->screen, desc, first_non_void);
2787
2788 v->rsrc_word3[i] = S_008F0C_DST_SEL_X(si_map_swizzle(desc->swizzle[0])) |
2789 S_008F0C_DST_SEL_Y(si_map_swizzle(desc->swizzle[1])) |
2790 S_008F0C_DST_SEL_Z(si_map_swizzle(desc->swizzle[2])) |
2791 S_008F0C_DST_SEL_W(si_map_swizzle(desc->swizzle[3])) |
2792 S_008F0C_NUM_FORMAT(num_format) |
2793 S_008F0C_DATA_FORMAT(data_format);
2794 v->format_size[i] = desc->block.bits / 8;
2795 }
2796 memcpy(v->elements, elements, sizeof(struct pipe_vertex_element) * count);
2797
2798 return v;
2799 }
2800
2801 static void si_bind_vertex_elements(struct pipe_context *ctx, void *state)
2802 {
2803 struct si_context *sctx = (struct si_context *)ctx;
2804 struct si_vertex_element *v = (struct si_vertex_element*)state;
2805
2806 sctx->vertex_elements = v;
2807 sctx->vertex_buffers_dirty = true;
2808 }
2809
2810 static void si_delete_vertex_element(struct pipe_context *ctx, void *state)
2811 {
2812 struct si_context *sctx = (struct si_context *)ctx;
2813
2814 if (sctx->vertex_elements == state)
2815 sctx->vertex_elements = NULL;
2816 FREE(state);
2817 }
2818
2819 static void si_set_vertex_buffers(struct pipe_context *ctx,
2820 unsigned start_slot, unsigned count,
2821 const struct pipe_vertex_buffer *buffers)
2822 {
2823 struct si_context *sctx = (struct si_context *)ctx;
2824 struct pipe_vertex_buffer *dst = sctx->vertex_buffer + start_slot;
2825 int i;
2826
2827 assert(start_slot + count <= Elements(sctx->vertex_buffer));
2828
2829 if (buffers) {
2830 for (i = 0; i < count; i++) {
2831 const struct pipe_vertex_buffer *src = buffers + i;
2832 struct pipe_vertex_buffer *dsti = dst + i;
2833
2834 pipe_resource_reference(&dsti->buffer, src->buffer);
2835 dsti->buffer_offset = src->buffer_offset;
2836 dsti->stride = src->stride;
2837 r600_context_add_resource_size(ctx, src->buffer);
2838 }
2839 } else {
2840 for (i = 0; i < count; i++) {
2841 pipe_resource_reference(&dst[i].buffer, NULL);
2842 }
2843 }
2844 sctx->vertex_buffers_dirty = true;
2845 }
2846
2847 static void si_set_index_buffer(struct pipe_context *ctx,
2848 const struct pipe_index_buffer *ib)
2849 {
2850 struct si_context *sctx = (struct si_context *)ctx;
2851
2852 if (ib) {
2853 pipe_resource_reference(&sctx->index_buffer.buffer, ib->buffer);
2854 memcpy(&sctx->index_buffer, ib, sizeof(*ib));
2855 r600_context_add_resource_size(ctx, ib->buffer);
2856 } else {
2857 pipe_resource_reference(&sctx->index_buffer.buffer, NULL);
2858 }
2859 }
2860
2861 /*
2862 * Misc
2863 */
2864 static void si_set_polygon_stipple(struct pipe_context *ctx,
2865 const struct pipe_poly_stipple *state)
2866 {
2867 struct si_context *sctx = (struct si_context *)ctx;
2868 struct pipe_resource *tex;
2869 struct pipe_sampler_view *view;
2870 bool is_zero = true;
2871 bool is_one = true;
2872 int i;
2873
2874 /* The hardware obeys 0 and 1 swizzles in the descriptor even if
2875 * the resource is NULL/invalid. Take advantage of this fact and skip
2876 * texture allocation if the stipple pattern is constant.
2877 *
2878 * This is an optimization for the common case when stippling isn't
2879 * used but set_polygon_stipple is still called by st/mesa.
2880 */
2881 for (i = 0; i < Elements(state->stipple); i++) {
2882 is_zero = is_zero && state->stipple[i] == 0;
2883 is_one = is_one && state->stipple[i] == 0xffffffff;
2884 }
2885
2886 if (is_zero || is_one) {
2887 struct pipe_sampler_view templ = {{0}};
2888
2889 templ.swizzle_r = PIPE_SWIZZLE_ZERO;
2890 templ.swizzle_g = PIPE_SWIZZLE_ZERO;
2891 templ.swizzle_b = PIPE_SWIZZLE_ZERO;
2892 /* The pattern should be inverted in the texture. */
2893 templ.swizzle_a = is_zero ? PIPE_SWIZZLE_ONE : PIPE_SWIZZLE_ZERO;
2894
2895 view = ctx->create_sampler_view(ctx, NULL, &templ);
2896 } else {
2897 /* Create a new texture. */
2898 tex = util_pstipple_create_stipple_texture(ctx, state->stipple);
2899 if (!tex)
2900 return;
2901
2902 view = util_pstipple_create_sampler_view(ctx, tex);
2903 pipe_resource_reference(&tex, NULL);
2904 }
2905
2906 ctx->set_sampler_views(ctx, PIPE_SHADER_FRAGMENT,
2907 SI_POLY_STIPPLE_SAMPLER, 1, &view);
2908 pipe_sampler_view_reference(&view, NULL);
2909
2910 /* Bind the sampler state if needed. */
2911 if (!sctx->pstipple_sampler_state) {
2912 sctx->pstipple_sampler_state = util_pstipple_create_sampler(ctx);
2913 ctx->bind_sampler_states(ctx, PIPE_SHADER_FRAGMENT,
2914 SI_POLY_STIPPLE_SAMPLER, 1,
2915 &sctx->pstipple_sampler_state);
2916 }
2917 }
2918
2919 static void si_set_tess_state(struct pipe_context *ctx,
2920 const float default_outer_level[4],
2921 const float default_inner_level[2])
2922 {
2923 struct si_context *sctx = (struct si_context *)ctx;
2924 struct pipe_constant_buffer cb;
2925 float array[8];
2926
2927 memcpy(array, default_outer_level, sizeof(float) * 4);
2928 memcpy(array+4, default_inner_level, sizeof(float) * 2);
2929
2930 cb.buffer = NULL;
2931 cb.user_buffer = NULL;
2932 cb.buffer_size = sizeof(array);
2933
2934 si_upload_const_buffer(sctx, (struct r600_resource**)&cb.buffer,
2935 (void*)array, sizeof(array),
2936 &cb.buffer_offset);
2937
2938 ctx->set_constant_buffer(ctx, PIPE_SHADER_TESS_CTRL,
2939 SI_DRIVER_STATE_CONST_BUF, &cb);
2940 pipe_resource_reference(&cb.buffer, NULL);
2941 }
2942
2943 static void si_texture_barrier(struct pipe_context *ctx)
2944 {
2945 struct si_context *sctx = (struct si_context *)ctx;
2946
2947 sctx->b.flags |= SI_CONTEXT_INV_TC_L1 |
2948 SI_CONTEXT_INV_TC_L2 |
2949 SI_CONTEXT_FLUSH_AND_INV_CB;
2950 }
2951
2952 static void *si_create_blend_custom(struct si_context *sctx, unsigned mode)
2953 {
2954 struct pipe_blend_state blend;
2955
2956 memset(&blend, 0, sizeof(blend));
2957 blend.independent_blend_enable = true;
2958 blend.rt[0].colormask = 0xf;
2959 return si_create_blend_state_mode(&sctx->b.b, &blend, mode);
2960 }
2961
2962 static void si_need_gfx_cs_space(struct pipe_context *ctx, unsigned num_dw,
2963 bool include_draw_vbo)
2964 {
2965 si_need_cs_space((struct si_context*)ctx, num_dw, include_draw_vbo);
2966 }
2967
2968 static void si_init_config(struct si_context *sctx);
2969
2970 void si_init_state_functions(struct si_context *sctx)
2971 {
2972 si_init_atom(&sctx->framebuffer.atom, &sctx->atoms.s.framebuffer, si_emit_framebuffer_state, 0);
2973 si_init_atom(&sctx->db_render_state, &sctx->atoms.s.db_render_state, si_emit_db_render_state, 10);
2974 si_init_atom(&sctx->clip_regs, &sctx->atoms.s.clip_regs, si_emit_clip_regs, 6);
2975
2976 sctx->b.b.create_blend_state = si_create_blend_state;
2977 sctx->b.b.bind_blend_state = si_bind_blend_state;
2978 sctx->b.b.delete_blend_state = si_delete_blend_state;
2979 sctx->b.b.set_blend_color = si_set_blend_color;
2980
2981 sctx->b.b.create_rasterizer_state = si_create_rs_state;
2982 sctx->b.b.bind_rasterizer_state = si_bind_rs_state;
2983 sctx->b.b.delete_rasterizer_state = si_delete_rs_state;
2984
2985 sctx->b.b.create_depth_stencil_alpha_state = si_create_dsa_state;
2986 sctx->b.b.bind_depth_stencil_alpha_state = si_bind_dsa_state;
2987 sctx->b.b.delete_depth_stencil_alpha_state = si_delete_dsa_state;
2988
2989 sctx->custom_dsa_flush = si_create_db_flush_dsa(sctx);
2990 sctx->custom_blend_resolve = si_create_blend_custom(sctx, V_028808_CB_RESOLVE);
2991 sctx->custom_blend_decompress = si_create_blend_custom(sctx, V_028808_CB_FMASK_DECOMPRESS);
2992 sctx->custom_blend_fastclear = si_create_blend_custom(sctx, V_028808_CB_ELIMINATE_FAST_CLEAR);
2993
2994 sctx->b.b.set_clip_state = si_set_clip_state;
2995 sctx->b.b.set_scissor_states = si_set_scissor_states;
2996 sctx->b.b.set_viewport_states = si_set_viewport_states;
2997 sctx->b.b.set_stencil_ref = si_set_pipe_stencil_ref;
2998
2999 sctx->b.b.set_framebuffer_state = si_set_framebuffer_state;
3000 sctx->b.b.get_sample_position = cayman_get_sample_position;
3001
3002 sctx->b.b.create_sampler_state = si_create_sampler_state;
3003 sctx->b.b.bind_sampler_states = si_bind_sampler_states;
3004 sctx->b.b.delete_sampler_state = si_delete_sampler_state;
3005
3006 sctx->b.b.create_sampler_view = si_create_sampler_view;
3007 sctx->b.b.sampler_view_destroy = si_sampler_view_destroy;
3008
3009 sctx->b.b.set_sample_mask = si_set_sample_mask;
3010
3011 sctx->b.b.create_vertex_elements_state = si_create_vertex_elements;
3012 sctx->b.b.bind_vertex_elements_state = si_bind_vertex_elements;
3013 sctx->b.b.delete_vertex_elements_state = si_delete_vertex_element;
3014 sctx->b.b.set_vertex_buffers = si_set_vertex_buffers;
3015 sctx->b.b.set_index_buffer = si_set_index_buffer;
3016
3017 sctx->b.b.texture_barrier = si_texture_barrier;
3018 sctx->b.b.set_polygon_stipple = si_set_polygon_stipple;
3019 sctx->b.b.set_min_samples = si_set_min_samples;
3020 sctx->b.b.set_tess_state = si_set_tess_state;
3021
3022 sctx->b.set_occlusion_query_state = si_set_occlusion_query_state;
3023 sctx->b.need_gfx_cs_space = si_need_gfx_cs_space;
3024
3025 sctx->b.b.draw_vbo = si_draw_vbo;
3026
3027 if (sctx->b.chip_class >= CIK) {
3028 sctx->b.dma_copy = cik_sdma_copy;
3029 } else {
3030 sctx->b.dma_copy = si_dma_copy;
3031 }
3032
3033 si_init_config(sctx);
3034 }
3035
3036 static void
3037 si_write_harvested_raster_configs(struct si_context *sctx,
3038 struct si_pm4_state *pm4,
3039 unsigned raster_config,
3040 unsigned raster_config_1)
3041 {
3042 unsigned sh_per_se = MAX2(sctx->screen->b.info.max_sh_per_se, 1);
3043 unsigned num_se = MAX2(sctx->screen->b.info.max_se, 1);
3044 unsigned rb_mask = sctx->screen->b.info.si_backend_enabled_mask;
3045 unsigned num_rb = MIN2(sctx->screen->b.info.r600_num_backends, 16);
3046 unsigned rb_per_pkr = MIN2(num_rb / num_se / sh_per_se, 2);
3047 unsigned rb_per_se = num_rb / num_se;
3048 unsigned se_mask[4];
3049 unsigned se;
3050
3051 se_mask[0] = ((1 << rb_per_se) - 1) & rb_mask;
3052 se_mask[1] = (se_mask[0] << rb_per_se) & rb_mask;
3053 se_mask[2] = (se_mask[1] << rb_per_se) & rb_mask;
3054 se_mask[3] = (se_mask[2] << rb_per_se) & rb_mask;
3055
3056 assert(num_se == 1 || num_se == 2 || num_se == 4);
3057 assert(sh_per_se == 1 || sh_per_se == 2);
3058 assert(rb_per_pkr == 1 || rb_per_pkr == 2);
3059
3060 /* XXX: I can't figure out what the *_XSEL and *_YSEL
3061 * fields are for, so I'm leaving them as their default
3062 * values. */
3063
3064 if ((num_se > 2) && ((!se_mask[0] && !se_mask[1]) ||
3065 (!se_mask[2] && !se_mask[3]))) {
3066 raster_config_1 &= C_028354_SE_PAIR_MAP;
3067
3068 if (!se_mask[0] && !se_mask[1]) {
3069 raster_config_1 |=
3070 S_028354_SE_PAIR_MAP(V_028354_RASTER_CONFIG_SE_PAIR_MAP_3);
3071 } else {
3072 raster_config_1 |=
3073 S_028354_SE_PAIR_MAP(V_028354_RASTER_CONFIG_SE_PAIR_MAP_0);
3074 }
3075 }
3076
3077 for (se = 0; se < num_se; se++) {
3078 unsigned raster_config_se = raster_config;
3079 unsigned pkr0_mask = ((1 << rb_per_pkr) - 1) << (se * rb_per_se);
3080 unsigned pkr1_mask = pkr0_mask << rb_per_pkr;
3081 int idx = (se / 2) * 2;
3082
3083 if ((num_se > 1) && (!se_mask[idx] || !se_mask[idx + 1])) {
3084 raster_config_se &= C_028350_SE_MAP;
3085
3086 if (!se_mask[idx]) {
3087 raster_config_se |=
3088 S_028350_SE_MAP(V_028350_RASTER_CONFIG_SE_MAP_3);
3089 } else {
3090 raster_config_se |=
3091 S_028350_SE_MAP(V_028350_RASTER_CONFIG_SE_MAP_0);
3092 }
3093 }
3094
3095 pkr0_mask &= rb_mask;
3096 pkr1_mask &= rb_mask;
3097 if (rb_per_se > 2 && (!pkr0_mask || !pkr1_mask)) {
3098 raster_config_se &= C_028350_PKR_MAP;
3099
3100 if (!pkr0_mask) {
3101 raster_config_se |=
3102 S_028350_PKR_MAP(V_028350_RASTER_CONFIG_PKR_MAP_3);
3103 } else {
3104 raster_config_se |=
3105 S_028350_PKR_MAP(V_028350_RASTER_CONFIG_PKR_MAP_0);
3106 }
3107 }
3108
3109 if (rb_per_se >= 2) {
3110 unsigned rb0_mask = 1 << (se * rb_per_se);
3111 unsigned rb1_mask = rb0_mask << 1;
3112
3113 rb0_mask &= rb_mask;
3114 rb1_mask &= rb_mask;
3115 if (!rb0_mask || !rb1_mask) {
3116 raster_config_se &= C_028350_RB_MAP_PKR0;
3117
3118 if (!rb0_mask) {
3119 raster_config_se |=
3120 S_028350_RB_MAP_PKR0(V_028350_RASTER_CONFIG_RB_MAP_3);
3121 } else {
3122 raster_config_se |=
3123 S_028350_RB_MAP_PKR0(V_028350_RASTER_CONFIG_RB_MAP_0);
3124 }
3125 }
3126
3127 if (rb_per_se > 2) {
3128 rb0_mask = 1 << (se * rb_per_se + rb_per_pkr);
3129 rb1_mask = rb0_mask << 1;
3130 rb0_mask &= rb_mask;
3131 rb1_mask &= rb_mask;
3132 if (!rb0_mask || !rb1_mask) {
3133 raster_config_se &= C_028350_RB_MAP_PKR1;
3134
3135 if (!rb0_mask) {
3136 raster_config_se |=
3137 S_028350_RB_MAP_PKR1(V_028350_RASTER_CONFIG_RB_MAP_3);
3138 } else {
3139 raster_config_se |=
3140 S_028350_RB_MAP_PKR1(V_028350_RASTER_CONFIG_RB_MAP_0);
3141 }
3142 }
3143 }
3144 }
3145
3146 /* GRBM_GFX_INDEX is privileged on VI */
3147 if (sctx->b.chip_class <= CIK)
3148 si_pm4_set_reg(pm4, GRBM_GFX_INDEX,
3149 SE_INDEX(se) | SH_BROADCAST_WRITES |
3150 INSTANCE_BROADCAST_WRITES);
3151 si_pm4_set_reg(pm4, R_028350_PA_SC_RASTER_CONFIG, raster_config_se);
3152 if (sctx->b.chip_class >= CIK)
3153 si_pm4_set_reg(pm4, R_028354_PA_SC_RASTER_CONFIG_1, raster_config_1);
3154 }
3155
3156 /* GRBM_GFX_INDEX is privileged on VI */
3157 if (sctx->b.chip_class <= CIK)
3158 si_pm4_set_reg(pm4, GRBM_GFX_INDEX,
3159 SE_BROADCAST_WRITES | SH_BROADCAST_WRITES |
3160 INSTANCE_BROADCAST_WRITES);
3161 }
3162
3163 static void si_init_config(struct si_context *sctx)
3164 {
3165 unsigned num_rb = MIN2(sctx->screen->b.info.r600_num_backends, 16);
3166 unsigned rb_mask = sctx->screen->b.info.si_backend_enabled_mask;
3167 unsigned raster_config, raster_config_1;
3168 struct si_pm4_state *pm4 = CALLOC_STRUCT(si_pm4_state);
3169
3170 if (pm4 == NULL)
3171 return;
3172
3173 si_cmd_context_control(pm4);
3174
3175 si_pm4_set_reg(pm4, R_028A18_VGT_HOS_MAX_TESS_LEVEL, fui(64));
3176 si_pm4_set_reg(pm4, R_028A1C_VGT_HOS_MIN_TESS_LEVEL, fui(0));
3177
3178 /* FIXME calculate these values somehow ??? */
3179 si_pm4_set_reg(pm4, R_028A54_VGT_GS_PER_ES, 0x80);
3180 si_pm4_set_reg(pm4, R_028A58_VGT_ES_PER_GS, 0x40);
3181 si_pm4_set_reg(pm4, R_028A5C_VGT_GS_PER_VS, 0x2);
3182
3183 si_pm4_set_reg(pm4, R_028A8C_VGT_PRIMITIVEID_RESET, 0x0);
3184 si_pm4_set_reg(pm4, R_028AB8_VGT_VTX_CNT_EN, 0);
3185 si_pm4_set_reg(pm4, R_028B28_VGT_STRMOUT_DRAW_OPAQUE_OFFSET, 0);
3186
3187 si_pm4_set_reg(pm4, R_028B98_VGT_STRMOUT_BUFFER_CONFIG, 0x0);
3188 si_pm4_set_reg(pm4, R_028AB4_VGT_REUSE_OFF, 0);
3189 si_pm4_set_reg(pm4, R_028AB8_VGT_VTX_CNT_EN, 0x0);
3190 if (sctx->b.chip_class < CIK)
3191 si_pm4_set_reg(pm4, R_008A14_PA_CL_ENHANCE, S_008A14_NUM_CLIP_SEQ(3) |
3192 S_008A14_CLIP_VTX_REORDER_ENA(1));
3193
3194 si_pm4_set_reg(pm4, R_028BD4_PA_SC_CENTROID_PRIORITY_0, 0x76543210);
3195 si_pm4_set_reg(pm4, R_028BD8_PA_SC_CENTROID_PRIORITY_1, 0xfedcba98);
3196
3197 si_pm4_set_reg(pm4, R_02882C_PA_SU_PRIM_FILTER_CNTL, 0);
3198
3199 switch (sctx->screen->b.family) {
3200 case CHIP_TAHITI:
3201 case CHIP_PITCAIRN:
3202 raster_config = 0x2a00126a;
3203 raster_config_1 = 0x00000000;
3204 break;
3205 case CHIP_VERDE:
3206 raster_config = 0x0000124a;
3207 raster_config_1 = 0x00000000;
3208 break;
3209 case CHIP_OLAND:
3210 raster_config = 0x00000082;
3211 raster_config_1 = 0x00000000;
3212 break;
3213 case CHIP_HAINAN:
3214 raster_config = 0x00000000;
3215 raster_config_1 = 0x00000000;
3216 break;
3217 case CHIP_BONAIRE:
3218 raster_config = 0x16000012;
3219 raster_config_1 = 0x00000000;
3220 break;
3221 case CHIP_HAWAII:
3222 raster_config = 0x3a00161a;
3223 raster_config_1 = 0x0000002e;
3224 break;
3225 case CHIP_FIJI:
3226 /* Fiji should be same as Hawaii, but that causes corruption in some cases */
3227 raster_config = 0x16000012; /* 0x3a00161a */
3228 raster_config_1 = 0x0000002a; /* 0x0000002e */
3229 break;
3230 case CHIP_TONGA:
3231 raster_config = 0x16000012;
3232 raster_config_1 = 0x0000002a;
3233 break;
3234 case CHIP_ICELAND:
3235 raster_config = 0x00000002;
3236 raster_config_1 = 0x00000000;
3237 break;
3238 case CHIP_CARRIZO:
3239 raster_config = 0x00000002;
3240 raster_config_1 = 0x00000000;
3241 break;
3242 case CHIP_KAVERI:
3243 /* KV should be 0x00000002, but that causes problems with radeon */
3244 raster_config = 0x00000000; /* 0x00000002 */
3245 raster_config_1 = 0x00000000;
3246 break;
3247 case CHIP_KABINI:
3248 case CHIP_MULLINS:
3249 raster_config = 0x00000000;
3250 raster_config_1 = 0x00000000;
3251 break;
3252 default:
3253 fprintf(stderr,
3254 "radeonsi: Unknown GPU, using 0 for raster_config\n");
3255 raster_config = 0x00000000;
3256 raster_config_1 = 0x00000000;
3257 break;
3258 }
3259
3260 /* Always use the default config when all backends are enabled
3261 * (or when we failed to determine the enabled backends).
3262 */
3263 if (!rb_mask || util_bitcount(rb_mask) >= num_rb) {
3264 si_pm4_set_reg(pm4, R_028350_PA_SC_RASTER_CONFIG,
3265 raster_config);
3266 if (sctx->b.chip_class >= CIK)
3267 si_pm4_set_reg(pm4, R_028354_PA_SC_RASTER_CONFIG_1,
3268 raster_config_1);
3269 } else {
3270 si_write_harvested_raster_configs(sctx, pm4, raster_config, raster_config_1);
3271 }
3272
3273 si_pm4_set_reg(pm4, R_028204_PA_SC_WINDOW_SCISSOR_TL, S_028204_WINDOW_OFFSET_DISABLE(1));
3274 si_pm4_set_reg(pm4, R_028240_PA_SC_GENERIC_SCISSOR_TL, S_028240_WINDOW_OFFSET_DISABLE(1));
3275 si_pm4_set_reg(pm4, R_028244_PA_SC_GENERIC_SCISSOR_BR,
3276 S_028244_BR_X(16384) | S_028244_BR_Y(16384));
3277 si_pm4_set_reg(pm4, R_028030_PA_SC_SCREEN_SCISSOR_TL, 0);
3278 si_pm4_set_reg(pm4, R_028034_PA_SC_SCREEN_SCISSOR_BR,
3279 S_028034_BR_X(16384) | S_028034_BR_Y(16384));
3280
3281 si_pm4_set_reg(pm4, R_02820C_PA_SC_CLIPRECT_RULE, 0xFFFF);
3282 si_pm4_set_reg(pm4, R_028230_PA_SC_EDGERULE, 0xAAAAAAAA);
3283 /* PA_SU_HARDWARE_SCREEN_OFFSET must be 0 due to hw bug on SI */
3284 si_pm4_set_reg(pm4, R_028234_PA_SU_HARDWARE_SCREEN_OFFSET, 0);
3285 si_pm4_set_reg(pm4, R_0282D0_PA_SC_VPORT_ZMIN_0, 0);
3286 si_pm4_set_reg(pm4, R_0282D4_PA_SC_VPORT_ZMAX_0, fui(1.0));
3287 si_pm4_set_reg(pm4, R_028820_PA_CL_NANINF_CNTL, 0);
3288 si_pm4_set_reg(pm4, R_028BE8_PA_CL_GB_VERT_CLIP_ADJ, fui(1.0));
3289 si_pm4_set_reg(pm4, R_028BEC_PA_CL_GB_VERT_DISC_ADJ, fui(1.0));
3290 si_pm4_set_reg(pm4, R_028BF0_PA_CL_GB_HORZ_CLIP_ADJ, fui(1.0));
3291 si_pm4_set_reg(pm4, R_028BF4_PA_CL_GB_HORZ_DISC_ADJ, fui(1.0));
3292 si_pm4_set_reg(pm4, R_028028_DB_STENCIL_CLEAR, 0);
3293 si_pm4_set_reg(pm4, R_028AC0_DB_SRESULTS_COMPARE_STATE0, 0x0);
3294 si_pm4_set_reg(pm4, R_028AC4_DB_SRESULTS_COMPARE_STATE1, 0x0);
3295 si_pm4_set_reg(pm4, R_028AC8_DB_PRELOAD_CONTROL, 0x0);
3296
3297 /* There is a hang if stencil is used and fast stencil is enabled
3298 * regardless of whether HTILE is depth-only or not.
3299 */
3300 si_pm4_set_reg(pm4, R_02800C_DB_RENDER_OVERRIDE,
3301 S_02800C_FORCE_HIS_ENABLE0(V_02800C_FORCE_DISABLE) |
3302 S_02800C_FORCE_HIS_ENABLE1(V_02800C_FORCE_DISABLE) |
3303 S_02800C_FAST_STENCIL_DISABLE(1));
3304
3305 si_pm4_set_reg(pm4, R_028400_VGT_MAX_VTX_INDX, ~0);
3306 si_pm4_set_reg(pm4, R_028404_VGT_MIN_VTX_INDX, 0);
3307 si_pm4_set_reg(pm4, R_028408_VGT_INDX_OFFSET, 0);
3308
3309 if (sctx->b.chip_class >= CIK) {
3310 si_pm4_set_reg(pm4, R_00B51C_SPI_SHADER_PGM_RSRC3_LS, S_00B51C_CU_EN(0xfffc));
3311 si_pm4_set_reg(pm4, R_00B41C_SPI_SHADER_PGM_RSRC3_HS, 0);
3312 si_pm4_set_reg(pm4, R_00B31C_SPI_SHADER_PGM_RSRC3_ES, S_00B31C_CU_EN(0xfffe));
3313 si_pm4_set_reg(pm4, R_00B21C_SPI_SHADER_PGM_RSRC3_GS, S_00B21C_CU_EN(0xffff));
3314 si_pm4_set_reg(pm4, R_00B118_SPI_SHADER_PGM_RSRC3_VS, S_00B118_CU_EN(0xffff));
3315 si_pm4_set_reg(pm4, R_00B11C_SPI_SHADER_LATE_ALLOC_VS, S_00B11C_LIMIT(0));
3316 si_pm4_set_reg(pm4, R_00B01C_SPI_SHADER_PGM_RSRC3_PS, S_00B01C_CU_EN(0xffff));
3317 }
3318
3319 if (sctx->b.chip_class >= VI) {
3320 si_pm4_set_reg(pm4, R_028424_CB_DCC_CONTROL,
3321 S_028424_OVERWRITE_COMBINER_MRT_SHARING_DISABLE(1));
3322 si_pm4_set_reg(pm4, R_028C58_VGT_VERTEX_REUSE_BLOCK_CNTL, 30);
3323 si_pm4_set_reg(pm4, R_028C5C_VGT_OUT_DEALLOC_CNTL, 32);
3324 }
3325
3326 sctx->init_config = pm4;
3327 }