projects / mesa.git / blob
? search:


3881e3f2a6a44d55b95884a273d43388d9ad3644
[mesa.git] / src / gallium / drivers / radeonsi / si_state_draw.c
1 /*
2 * Copyright 2012 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 */
23
24 #include "si_pipe.h"
25 #include "radeon/r600_cs.h"
26 #include "sid.h"
27 #include "gfx9d.h"
28
29 #include "util/u_index_modify.h"
30 #include "util/u_log.h"
31 #include "util/u_upload_mgr.h"
32 #include "util/u_prim.h"
33
34 #include "ac_debug.h"
35
36 /* special primitive types */
37 #define SI_PRIM_RECTANGLE_LIST PIPE_PRIM_MAX
38
39 static unsigned si_conv_pipe_prim(unsigned mode)
40 {
41 static const unsigned prim_conv[] = {
42 [PIPE_PRIM_POINTS] = V_008958_DI_PT_POINTLIST,
43 [PIPE_PRIM_LINES] = V_008958_DI_PT_LINELIST,
44 [PIPE_PRIM_LINE_LOOP] = V_008958_DI_PT_LINELOOP,
45 [PIPE_PRIM_LINE_STRIP] = V_008958_DI_PT_LINESTRIP,
46 [PIPE_PRIM_TRIANGLES] = V_008958_DI_PT_TRILIST,
47 [PIPE_PRIM_TRIANGLE_STRIP] = V_008958_DI_PT_TRISTRIP,
48 [PIPE_PRIM_TRIANGLE_FAN] = V_008958_DI_PT_TRIFAN,
49 [PIPE_PRIM_QUADS] = V_008958_DI_PT_QUADLIST,
50 [PIPE_PRIM_QUAD_STRIP] = V_008958_DI_PT_QUADSTRIP,
51 [PIPE_PRIM_POLYGON] = V_008958_DI_PT_POLYGON,
52 [PIPE_PRIM_LINES_ADJACENCY] = V_008958_DI_PT_LINELIST_ADJ,
53 [PIPE_PRIM_LINE_STRIP_ADJACENCY] = V_008958_DI_PT_LINESTRIP_ADJ,
54 [PIPE_PRIM_TRIANGLES_ADJACENCY] = V_008958_DI_PT_TRILIST_ADJ,
55 [PIPE_PRIM_TRIANGLE_STRIP_ADJACENCY] = V_008958_DI_PT_TRISTRIP_ADJ,
56 [PIPE_PRIM_PATCHES] = V_008958_DI_PT_PATCH,
57 [SI_PRIM_RECTANGLE_LIST] = V_008958_DI_PT_RECTLIST
58 };
59 assert(mode < ARRAY_SIZE(prim_conv));
60 return prim_conv[mode];
61 }
62
63 static unsigned si_conv_prim_to_gs_out(unsigned mode)
64 {
65 static const int prim_conv[] = {
66 [PIPE_PRIM_POINTS] = V_028A6C_OUTPRIM_TYPE_POINTLIST,
67 [PIPE_PRIM_LINES] = V_028A6C_OUTPRIM_TYPE_LINESTRIP,
68 [PIPE_PRIM_LINE_LOOP] = V_028A6C_OUTPRIM_TYPE_LINESTRIP,
69 [PIPE_PRIM_LINE_STRIP] = V_028A6C_OUTPRIM_TYPE_LINESTRIP,
70 [PIPE_PRIM_TRIANGLES] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
71 [PIPE_PRIM_TRIANGLE_STRIP] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
72 [PIPE_PRIM_TRIANGLE_FAN] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
73 [PIPE_PRIM_QUADS] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
74 [PIPE_PRIM_QUAD_STRIP] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
75 [PIPE_PRIM_POLYGON] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
76 [PIPE_PRIM_LINES_ADJACENCY] = V_028A6C_OUTPRIM_TYPE_LINESTRIP,
77 [PIPE_PRIM_LINE_STRIP_ADJACENCY] = V_028A6C_OUTPRIM_TYPE_LINESTRIP,
78 [PIPE_PRIM_TRIANGLES_ADJACENCY] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
79 [PIPE_PRIM_TRIANGLE_STRIP_ADJACENCY] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
80 [PIPE_PRIM_PATCHES] = V_028A6C_OUTPRIM_TYPE_POINTLIST,
81 [SI_PRIM_RECTANGLE_LIST] = V_028A6C_OUTPRIM_TYPE_TRISTRIP
82 };
83 assert(mode < ARRAY_SIZE(prim_conv));
84
85 return prim_conv[mode];
86 }
87
88 /**
89 * This calculates the LDS size for tessellation shaders (VS, TCS, TES).
90 * LS.LDS_SIZE is shared by all 3 shader stages.
91 *
92 * The information about LDS and other non-compile-time parameters is then
93 * written to userdata SGPRs.
94 */
95 static void si_emit_derived_tess_state(struct si_context *sctx,
96 const struct pipe_draw_info *info,
97 unsigned *num_patches)
98 {
99 struct radeon_winsys_cs *cs = sctx->b.gfx.cs;
100 struct si_shader *ls_current;
101 struct si_shader_selector *ls;
102 /* The TES pointer will only be used for sctx->last_tcs.
103 * It would be wrong to think that TCS = TES. */
104 struct si_shader_selector *tcs =
105 sctx->tcs_shader.cso ? sctx->tcs_shader.cso : sctx->tes_shader.cso;
106 unsigned tess_uses_primid = sctx->ia_multi_vgt_param_key.u.tess_uses_prim_id;
107 bool has_primid_instancing_bug = sctx->b.chip_class == SI &&
108 sctx->b.screen->info.max_se == 1;
109 unsigned tes_sh_base = sctx->shader_pointers.sh_base[PIPE_SHADER_TESS_EVAL];
110 unsigned num_tcs_input_cp = info->vertices_per_patch;
111 unsigned num_tcs_output_cp, num_tcs_inputs, num_tcs_outputs;
112 unsigned num_tcs_patch_outputs;
113 unsigned input_vertex_size, output_vertex_size, pervertex_output_patch_size;
114 unsigned input_patch_size, output_patch_size, output_patch0_offset;
115 unsigned perpatch_output_offset, lds_size;
116 unsigned tcs_in_layout, tcs_out_layout, tcs_out_offsets;
117 unsigned offchip_layout, hardware_lds_size, ls_hs_config;
118
119 /* Since GFX9 has merged LS-HS in the TCS state, set LS = TCS. */
120 if (sctx->b.chip_class >= GFX9) {
121 if (sctx->tcs_shader.cso)
122 ls_current = sctx->tcs_shader.current;
123 else
124 ls_current = sctx->fixed_func_tcs_shader.current;
125
126 ls = ls_current->key.part.tcs.ls;
127 } else {
128 ls_current = sctx->vs_shader.current;
129 ls = sctx->vs_shader.cso;
130 }
131
132 if (sctx->last_ls == ls_current &&
133 sctx->last_tcs == tcs &&
134 sctx->last_tes_sh_base == tes_sh_base &&
135 sctx->last_num_tcs_input_cp == num_tcs_input_cp &&
136 (!has_primid_instancing_bug ||
137 (sctx->last_tess_uses_primid == tess_uses_primid))) {
138 *num_patches = sctx->last_num_patches;
139 return;
140 }
141
142 sctx->last_ls = ls_current;
143 sctx->last_tcs = tcs;
144 sctx->last_tes_sh_base = tes_sh_base;
145 sctx->last_num_tcs_input_cp = num_tcs_input_cp;
146 sctx->last_tess_uses_primid = tess_uses_primid;
147
148 /* This calculates how shader inputs and outputs among VS, TCS, and TES
149 * are laid out in LDS. */
150 num_tcs_inputs = util_last_bit64(ls->outputs_written);
151
152 if (sctx->tcs_shader.cso) {
153 num_tcs_outputs = util_last_bit64(tcs->outputs_written);
154 num_tcs_output_cp = tcs->info.properties[TGSI_PROPERTY_TCS_VERTICES_OUT];
155 num_tcs_patch_outputs = util_last_bit64(tcs->patch_outputs_written);
156 } else {
157 /* No TCS. Route varyings from LS to TES. */
158 num_tcs_outputs = num_tcs_inputs;
159 num_tcs_output_cp = num_tcs_input_cp;
160 num_tcs_patch_outputs = 2; /* TESSINNER + TESSOUTER */
161 }
162
163 input_vertex_size = num_tcs_inputs * 16;
164 output_vertex_size = num_tcs_outputs * 16;
165
166 input_patch_size = num_tcs_input_cp * input_vertex_size;
167
168 pervertex_output_patch_size = num_tcs_output_cp * output_vertex_size;
169 output_patch_size = pervertex_output_patch_size + num_tcs_patch_outputs * 16;
170
171 /* Ensure that we only need one wave per SIMD so we don't need to check
172 * resource usage. Also ensures that the number of tcs in and out
173 * vertices per threadgroup are at most 256.
174 */
175 *num_patches = 64 / MAX2(num_tcs_input_cp, num_tcs_output_cp) * 4;
176
177 /* Make sure that the data fits in LDS. This assumes the shaders only
178 * use LDS for the inputs and outputs.
179 *
180 * While CIK can use 64K per threadgroup, there is a hang on Stoney
181 * with 2 CUs if we use more than 32K. The closed Vulkan driver also
182 * uses 32K at most on all GCN chips.
183 */
184 hardware_lds_size = 32768;
185 *num_patches = MIN2(*num_patches, hardware_lds_size / (input_patch_size +
186 output_patch_size));
187
188 /* Make sure the output data fits in the offchip buffer */
189 *num_patches = MIN2(*num_patches,
190 (sctx->screen->tess_offchip_block_dw_size * 4) /
191 output_patch_size);
192
193 /* Not necessary for correctness, but improves performance. The
194 * specific value is taken from the proprietary driver.
195 */
196 *num_patches = MIN2(*num_patches, 40);
197
198 if (sctx->b.chip_class == SI) {
199 /* SI bug workaround, related to power management. Limit LS-HS
200 * threadgroups to only one wave.
201 */
202 unsigned one_wave = 64 / MAX2(num_tcs_input_cp, num_tcs_output_cp);
203 *num_patches = MIN2(*num_patches, one_wave);
204 }
205
206 /* The VGT HS block increments the patch ID unconditionally
207 * within a single threadgroup. This results in incorrect
208 * patch IDs when instanced draws are used.
209 *
210 * The intended solution is to restrict threadgroups to
211 * a single instance by setting SWITCH_ON_EOI, which
212 * should cause IA to split instances up. However, this
213 * doesn't work correctly on SI when there is no other
214 * SE to switch to.
215 */
216 if (has_primid_instancing_bug && tess_uses_primid)
217 *num_patches = 1;
218
219 sctx->last_num_patches = *num_patches;
220
221 output_patch0_offset = input_patch_size * *num_patches;
222 perpatch_output_offset = output_patch0_offset + pervertex_output_patch_size;
223
224 /* Compute userdata SGPRs. */
225 assert(((input_vertex_size / 4) & ~0xff) == 0);
226 assert(((output_vertex_size / 4) & ~0xff) == 0);
227 assert(((input_patch_size / 4) & ~0x1fff) == 0);
228 assert(((output_patch_size / 4) & ~0x1fff) == 0);
229 assert(((output_patch0_offset / 16) & ~0xffff) == 0);
230 assert(((perpatch_output_offset / 16) & ~0xffff) == 0);
231 assert(num_tcs_input_cp <= 32);
232 assert(num_tcs_output_cp <= 32);
233
234 tcs_in_layout = S_VS_STATE_LS_OUT_PATCH_SIZE(input_patch_size / 4) |
235 S_VS_STATE_LS_OUT_VERTEX_SIZE(input_vertex_size / 4);
236 tcs_out_layout = (output_patch_size / 4) |
237 (num_tcs_input_cp << 13);
238 tcs_out_offsets = (output_patch0_offset / 16) |
239 ((perpatch_output_offset / 16) << 16);
240 offchip_layout = *num_patches |
241 (num_tcs_output_cp << 6) |
242 (pervertex_output_patch_size * *num_patches << 12);
243
244 /* Compute the LDS size. */
245 lds_size = output_patch0_offset + output_patch_size * *num_patches;
246
247 if (sctx->b.chip_class >= CIK) {
248 assert(lds_size <= 65536);
249 lds_size = align(lds_size, 512) / 512;
250 } else {
251 assert(lds_size <= 32768);
252 lds_size = align(lds_size, 256) / 256;
253 }
254
255 /* Set SI_SGPR_VS_STATE_BITS. */
256 sctx->current_vs_state &= C_VS_STATE_LS_OUT_PATCH_SIZE &
257 C_VS_STATE_LS_OUT_VERTEX_SIZE;
258 sctx->current_vs_state |= tcs_in_layout;
259
260 if (sctx->b.chip_class >= GFX9) {
261 unsigned hs_rsrc2 = ls_current->config.rsrc2 |
262 S_00B42C_LDS_SIZE(lds_size);
263
264 radeon_set_sh_reg(cs, R_00B42C_SPI_SHADER_PGM_RSRC2_HS, hs_rsrc2);
265
266 /* Set userdata SGPRs for merged LS-HS. */
267 radeon_set_sh_reg_seq(cs,
268 R_00B430_SPI_SHADER_USER_DATA_LS_0 +
269 GFX9_SGPR_TCS_OFFCHIP_LAYOUT * 4, 3);
270 radeon_emit(cs, offchip_layout);
271 radeon_emit(cs, tcs_out_offsets);
272 radeon_emit(cs, tcs_out_layout);
273 } else {
274 unsigned ls_rsrc2 = ls_current->config.rsrc2;
275
276 si_multiwave_lds_size_workaround(sctx->screen, &lds_size);
277 ls_rsrc2 |= S_00B52C_LDS_SIZE(lds_size);
278
279 /* Due to a hw bug, RSRC2_LS must be written twice with another
280 * LS register written in between. */
281 if (sctx->b.chip_class == CIK && sctx->b.family != CHIP_HAWAII)
282 radeon_set_sh_reg(cs, R_00B52C_SPI_SHADER_PGM_RSRC2_LS, ls_rsrc2);
283 radeon_set_sh_reg_seq(cs, R_00B528_SPI_SHADER_PGM_RSRC1_LS, 2);
284 radeon_emit(cs, ls_current->config.rsrc1);
285 radeon_emit(cs, ls_rsrc2);
286
287 /* Set userdata SGPRs for TCS. */
288 radeon_set_sh_reg_seq(cs,
289 R_00B430_SPI_SHADER_USER_DATA_HS_0 + GFX6_SGPR_TCS_OFFCHIP_LAYOUT * 4, 4);
290 radeon_emit(cs, offchip_layout);
291 radeon_emit(cs, tcs_out_offsets);
292 radeon_emit(cs, tcs_out_layout);
293 radeon_emit(cs, tcs_in_layout);
294 }
295
296 /* Set userdata SGPRs for TES. */
297 radeon_set_sh_reg_seq(cs, tes_sh_base + SI_SGPR_TES_OFFCHIP_LAYOUT * 4, 2);
298 radeon_emit(cs, offchip_layout);
299 radeon_emit(cs, r600_resource(sctx->tess_rings)->gpu_address >> 16);
300
301 ls_hs_config = S_028B58_NUM_PATCHES(*num_patches) |
302 S_028B58_HS_NUM_INPUT_CP(num_tcs_input_cp) |
303 S_028B58_HS_NUM_OUTPUT_CP(num_tcs_output_cp);
304
305 if (sctx->b.chip_class >= CIK)
306 radeon_set_context_reg_idx(cs, R_028B58_VGT_LS_HS_CONFIG, 2,
307 ls_hs_config);
308 else
309 radeon_set_context_reg(cs, R_028B58_VGT_LS_HS_CONFIG,
310 ls_hs_config);
311 }
312
313 static unsigned si_num_prims_for_vertices(const struct pipe_draw_info *info)
314 {
315 switch (info->mode) {
316 case PIPE_PRIM_PATCHES:
317 return info->count / info->vertices_per_patch;
318 case SI_PRIM_RECTANGLE_LIST:
319 return info->count / 3;
320 default:
321 return u_prims_for_vertices(info->mode, info->count);
322 }
323 }
324
325 static unsigned
326 si_get_init_multi_vgt_param(struct si_screen *sscreen,
327 union si_vgt_param_key *key)
328 {
329 STATIC_ASSERT(sizeof(union si_vgt_param_key) == 4);
330 unsigned max_primgroup_in_wave = 2;
331
332 /* SWITCH_ON_EOP(0) is always preferable. */
333 bool wd_switch_on_eop = false;
334 bool ia_switch_on_eop = false;
335 bool ia_switch_on_eoi = false;
336 bool partial_vs_wave = false;
337 bool partial_es_wave = false;
338
339 if (key->u.uses_tess) {
340 /* SWITCH_ON_EOI must be set if PrimID is used. */
341 if (key->u.tess_uses_prim_id)
342 ia_switch_on_eoi = true;
343
344 /* Bug with tessellation and GS on Bonaire and older 2 SE chips. */
345 if ((sscreen->info.family == CHIP_TAHITI ||
346 sscreen->info.family == CHIP_PITCAIRN ||
347 sscreen->info.family == CHIP_BONAIRE) &&
348 key->u.uses_gs)
349 partial_vs_wave = true;
350
351 /* Needed for 028B6C_DISTRIBUTION_MODE != 0 */
352 if (sscreen->has_distributed_tess) {
353 if (key->u.uses_gs) {
354 if (sscreen->info.chip_class <= VI)
355 partial_es_wave = true;
356
357 /* GPU hang workaround. */
358 if (sscreen->info.family == CHIP_TONGA ||
359 sscreen->info.family == CHIP_FIJI ||
360 sscreen->info.family == CHIP_POLARIS10 ||
361 sscreen->info.family == CHIP_POLARIS11 ||
362 sscreen->info.family == CHIP_POLARIS12)
363 partial_vs_wave = true;
364 } else {
365 partial_vs_wave = true;
366 }
367 }
368 }
369
370 /* This is a hardware requirement. */
371 if (key->u.line_stipple_enabled ||
372 (sscreen->debug_flags & DBG(SWITCH_ON_EOP))) {
373 ia_switch_on_eop = true;
374 wd_switch_on_eop = true;
375 }
376
377 if (sscreen->info.chip_class >= CIK) {
378 /* WD_SWITCH_ON_EOP has no effect on GPUs with less than
379 * 4 shader engines. Set 1 to pass the assertion below.
380 * The other cases are hardware requirements.
381 *
382 * Polaris supports primitive restart with WD_SWITCH_ON_EOP=0
383 * for points, line strips, and tri strips.
384 */
385 if (sscreen->info.max_se < 4 ||
386 key->u.prim == PIPE_PRIM_POLYGON ||
387 key->u.prim == PIPE_PRIM_LINE_LOOP ||
388 key->u.prim == PIPE_PRIM_TRIANGLE_FAN ||
389 key->u.prim == PIPE_PRIM_TRIANGLE_STRIP_ADJACENCY ||
390 (key->u.primitive_restart &&
391 (sscreen->info.family < CHIP_POLARIS10 ||
392 (key->u.prim != PIPE_PRIM_POINTS &&
393 key->u.prim != PIPE_PRIM_LINE_STRIP &&
394 key->u.prim != PIPE_PRIM_TRIANGLE_STRIP))) ||
395 key->u.count_from_stream_output)
396 wd_switch_on_eop = true;
397
398 /* Hawaii hangs if instancing is enabled and WD_SWITCH_ON_EOP is 0.
399 * We don't know that for indirect drawing, so treat it as
400 * always problematic. */
401 if (sscreen->info.family == CHIP_HAWAII &&
402 key->u.uses_instancing)
403 wd_switch_on_eop = true;
404
405 /* Performance recommendation for 4 SE Gfx7-8 parts if
406 * instances are smaller than a primgroup.
407 * Assume indirect draws always use small instances.
408 * This is needed for good VS wave utilization.
409 */
410 if (sscreen->info.chip_class <= VI &&
411 sscreen->info.max_se == 4 &&
412 key->u.multi_instances_smaller_than_primgroup)
413 wd_switch_on_eop = true;
414
415 /* Required on CIK and later. */
416 if (sscreen->info.max_se > 2 && !wd_switch_on_eop)
417 ia_switch_on_eoi = true;
418
419 /* Required by Hawaii and, for some special cases, by VI. */
420 if (ia_switch_on_eoi &&
421 (sscreen->info.family == CHIP_HAWAII ||
422 (sscreen->info.chip_class == VI &&
423 (key->u.uses_gs || max_primgroup_in_wave != 2))))
424 partial_vs_wave = true;
425
426 /* Instancing bug on Bonaire. */
427 if (sscreen->info.family == CHIP_BONAIRE && ia_switch_on_eoi &&
428 key->u.uses_instancing)
429 partial_vs_wave = true;
430
431 /* If the WD switch is false, the IA switch must be false too. */
432 assert(wd_switch_on_eop || !ia_switch_on_eop);
433 }
434
435 /* If SWITCH_ON_EOI is set, PARTIAL_ES_WAVE must be set too. */
436 if (sscreen->info.chip_class <= VI && ia_switch_on_eoi)
437 partial_es_wave = true;
438
439 return S_028AA8_SWITCH_ON_EOP(ia_switch_on_eop) |
440 S_028AA8_SWITCH_ON_EOI(ia_switch_on_eoi) |
441 S_028AA8_PARTIAL_VS_WAVE_ON(partial_vs_wave) |
442 S_028AA8_PARTIAL_ES_WAVE_ON(partial_es_wave) |
443 S_028AA8_WD_SWITCH_ON_EOP(sscreen->info.chip_class >= CIK ? wd_switch_on_eop : 0) |
444 /* The following field was moved to VGT_SHADER_STAGES_EN in GFX9. */
445 S_028AA8_MAX_PRIMGRP_IN_WAVE(sscreen->info.chip_class == VI ?
446 max_primgroup_in_wave : 0) |
447 S_030960_EN_INST_OPT_BASIC(sscreen->info.chip_class >= GFX9) |
448 S_030960_EN_INST_OPT_ADV(sscreen->info.chip_class >= GFX9);
449 }
450
451 void si_init_ia_multi_vgt_param_table(struct si_context *sctx)
452 {
453 for (int prim = 0; prim <= SI_PRIM_RECTANGLE_LIST; prim++)
454 for (int uses_instancing = 0; uses_instancing < 2; uses_instancing++)
455 for (int multi_instances = 0; multi_instances < 2; multi_instances++)
456 for (int primitive_restart = 0; primitive_restart < 2; primitive_restart++)
457 for (int count_from_so = 0; count_from_so < 2; count_from_so++)
458 for (int line_stipple = 0; line_stipple < 2; line_stipple++)
459 for (int uses_tess = 0; uses_tess < 2; uses_tess++)
460 for (int tess_uses_primid = 0; tess_uses_primid < 2; tess_uses_primid++)
461 for (int uses_gs = 0; uses_gs < 2; uses_gs++) {
462 union si_vgt_param_key key;
463
464 key.index = 0;
465 key.u.prim = prim;
466 key.u.uses_instancing = uses_instancing;
467 key.u.multi_instances_smaller_than_primgroup = multi_instances;
468 key.u.primitive_restart = primitive_restart;
469 key.u.count_from_stream_output = count_from_so;
470 key.u.line_stipple_enabled = line_stipple;
471 key.u.uses_tess = uses_tess;
472 key.u.tess_uses_prim_id = tess_uses_primid;
473 key.u.uses_gs = uses_gs;
474
475 sctx->ia_multi_vgt_param[key.index] =
476 si_get_init_multi_vgt_param(sctx->screen, &key);
477 }
478 }
479
480 static unsigned si_get_ia_multi_vgt_param(struct si_context *sctx,
481 const struct pipe_draw_info *info,
482 unsigned num_patches)
483 {
484 union si_vgt_param_key key = sctx->ia_multi_vgt_param_key;
485 unsigned primgroup_size;
486 unsigned ia_multi_vgt_param;
487
488 if (sctx->tes_shader.cso) {
489 primgroup_size = num_patches; /* must be a multiple of NUM_PATCHES */
490 } else if (sctx->gs_shader.cso) {
491 primgroup_size = 64; /* recommended with a GS */
492 } else {
493 primgroup_size = 128; /* recommended without a GS and tess */
494 }
495
496 key.u.prim = info->mode;
497 key.u.uses_instancing = info->indirect || info->instance_count > 1;
498 key.u.multi_instances_smaller_than_primgroup =
499 info->indirect ||
500 (info->instance_count > 1 &&
501 (info->count_from_stream_output ||
502 si_num_prims_for_vertices(info) < primgroup_size));
503 key.u.primitive_restart = info->primitive_restart;
504 key.u.count_from_stream_output = info->count_from_stream_output != NULL;
505
506 ia_multi_vgt_param = sctx->ia_multi_vgt_param[key.index] |
507 S_028AA8_PRIMGROUP_SIZE(primgroup_size - 1);
508
509 if (sctx->gs_shader.cso) {
510 /* GS requirement. */
511 if (sctx->b.chip_class <= VI &&
512 SI_GS_PER_ES / primgroup_size >= sctx->screen->gs_table_depth - 3)
513 ia_multi_vgt_param |= S_028AA8_PARTIAL_ES_WAVE_ON(1);
514
515 /* GS hw bug with single-primitive instances and SWITCH_ON_EOI.
516 * The hw doc says all multi-SE chips are affected, but Vulkan
517 * only applies it to Hawaii. Do what Vulkan does.
518 */
519 if (sctx->b.family == CHIP_HAWAII &&
520 G_028AA8_SWITCH_ON_EOI(ia_multi_vgt_param) &&
521 (info->indirect ||
522 (info->instance_count > 1 &&
523 (info->count_from_stream_output ||
524 si_num_prims_for_vertices(info) <= 1))))
525 sctx->b.flags |= SI_CONTEXT_VGT_FLUSH;
526 }
527
528 return ia_multi_vgt_param;
529 }
530
531 /* rast_prim is the primitive type after GS. */
532 static void si_emit_rasterizer_prim_state(struct si_context *sctx)
533 {
534 struct radeon_winsys_cs *cs = sctx->b.gfx.cs;
535 enum pipe_prim_type rast_prim = sctx->current_rast_prim;
536 struct si_state_rasterizer *rs = sctx->emitted.named.rasterizer;
537
538 /* Skip this if not rendering lines. */
539 if (rast_prim != PIPE_PRIM_LINES &&
540 rast_prim != PIPE_PRIM_LINE_LOOP &&
541 rast_prim != PIPE_PRIM_LINE_STRIP &&
542 rast_prim != PIPE_PRIM_LINES_ADJACENCY &&
543 rast_prim != PIPE_PRIM_LINE_STRIP_ADJACENCY)
544 return;
545
546 if (rast_prim == sctx->last_rast_prim &&
547 rs->pa_sc_line_stipple == sctx->last_sc_line_stipple)
548 return;
549
550 /* For lines, reset the stipple pattern at each primitive. Otherwise,
551 * reset the stipple pattern at each packet (line strips, line loops).
552 */
553 radeon_set_context_reg(cs, R_028A0C_PA_SC_LINE_STIPPLE,
554 rs->pa_sc_line_stipple |
555 S_028A0C_AUTO_RESET_CNTL(rast_prim == PIPE_PRIM_LINES ? 1 : 2));
556
557 sctx->last_rast_prim = rast_prim;
558 sctx->last_sc_line_stipple = rs->pa_sc_line_stipple;
559 }
560
561 static void si_emit_vs_state(struct si_context *sctx,
562 const struct pipe_draw_info *info)
563 {
564 sctx->current_vs_state &= C_VS_STATE_INDEXED;
565 sctx->current_vs_state |= S_VS_STATE_INDEXED(!!info->index_size);
566
567 if (sctx->num_vs_blit_sgprs) {
568 /* Re-emit the state after we leave u_blitter. */
569 sctx->last_vs_state = ~0;
570 return;
571 }
572
573 if (sctx->current_vs_state != sctx->last_vs_state) {
574 struct radeon_winsys_cs *cs = sctx->b.gfx.cs;
575
576 radeon_set_sh_reg(cs,
577 sctx->shader_pointers.sh_base[PIPE_SHADER_VERTEX] +
578 SI_SGPR_VS_STATE_BITS * 4,
579 sctx->current_vs_state);
580
581 sctx->last_vs_state = sctx->current_vs_state;
582 }
583 }
584
585 static void si_emit_draw_registers(struct si_context *sctx,
586 const struct pipe_draw_info *info,
587 unsigned num_patches)
588 {
589 struct radeon_winsys_cs *cs = sctx->b.gfx.cs;
590 unsigned prim = si_conv_pipe_prim(info->mode);
591 unsigned gs_out_prim = si_conv_prim_to_gs_out(sctx->current_rast_prim);
592 unsigned ia_multi_vgt_param;
593
594 ia_multi_vgt_param = si_get_ia_multi_vgt_param(sctx, info, num_patches);
595
596 /* Draw state. */
597 if (ia_multi_vgt_param != sctx->last_multi_vgt_param) {
598 if (sctx->b.chip_class >= GFX9)
599 radeon_set_uconfig_reg_idx(cs, R_030960_IA_MULTI_VGT_PARAM, 4, ia_multi_vgt_param);
600 else if (sctx->b.chip_class >= CIK)
601 radeon_set_context_reg_idx(cs, R_028AA8_IA_MULTI_VGT_PARAM, 1, ia_multi_vgt_param);
602 else
603 radeon_set_context_reg(cs, R_028AA8_IA_MULTI_VGT_PARAM, ia_multi_vgt_param);
604
605 sctx->last_multi_vgt_param = ia_multi_vgt_param;
606 }
607 if (prim != sctx->last_prim) {
608 if (sctx->b.chip_class >= CIK)
609 radeon_set_uconfig_reg_idx(cs, R_030908_VGT_PRIMITIVE_TYPE, 1, prim);
610 else
611 radeon_set_config_reg(cs, R_008958_VGT_PRIMITIVE_TYPE, prim);
612
613 sctx->last_prim = prim;
614 }
615
616 if (gs_out_prim != sctx->last_gs_out_prim) {
617 radeon_set_context_reg(cs, R_028A6C_VGT_GS_OUT_PRIM_TYPE, gs_out_prim);
618 sctx->last_gs_out_prim = gs_out_prim;
619 }
620
621 /* Primitive restart. */
622 if (info->primitive_restart != sctx->last_primitive_restart_en) {
623 if (sctx->b.chip_class >= GFX9)
624 radeon_set_uconfig_reg(cs, R_03092C_VGT_MULTI_PRIM_IB_RESET_EN,
625 info->primitive_restart);
626 else
627 radeon_set_context_reg(cs, R_028A94_VGT_MULTI_PRIM_IB_RESET_EN,
628 info->primitive_restart);
629
630 sctx->last_primitive_restart_en = info->primitive_restart;
631
632 }
633 if (info->primitive_restart &&
634 (info->restart_index != sctx->last_restart_index ||
635 sctx->last_restart_index == SI_RESTART_INDEX_UNKNOWN)) {
636 radeon_set_context_reg(cs, R_02840C_VGT_MULTI_PRIM_IB_RESET_INDX,
637 info->restart_index);
638 sctx->last_restart_index = info->restart_index;
639 }
640 }
641
642 static void si_emit_draw_packets(struct si_context *sctx,
643 const struct pipe_draw_info *info,
644 struct pipe_resource *indexbuf,
645 unsigned index_size,
646 unsigned index_offset)
647 {
648 struct pipe_draw_indirect_info *indirect = info->indirect;
649 struct radeon_winsys_cs *cs = sctx->b.gfx.cs;
650 unsigned sh_base_reg = sctx->shader_pointers.sh_base[PIPE_SHADER_VERTEX];
651 bool render_cond_bit = sctx->b.render_cond && !sctx->b.render_cond_force_off;
652 uint32_t index_max_size = 0;
653 uint64_t index_va = 0;
654
655 if (info->count_from_stream_output) {
656 struct si_streamout_target *t =
657 (struct si_streamout_target*)info->count_from_stream_output;
658 uint64_t va = t->buf_filled_size->gpu_address +
659 t->buf_filled_size_offset;
660
661 radeon_set_context_reg(cs, R_028B30_VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE,
662 t->stride_in_dw);
663
664 radeon_emit(cs, PKT3(PKT3_COPY_DATA, 4, 0));
665 radeon_emit(cs, COPY_DATA_SRC_SEL(COPY_DATA_MEM) |
666 COPY_DATA_DST_SEL(COPY_DATA_REG) |
667 COPY_DATA_WR_CONFIRM);
668 radeon_emit(cs, va); /* src address lo */
669 radeon_emit(cs, va >> 32); /* src address hi */
670 radeon_emit(cs, R_028B2C_VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE >> 2);
671 radeon_emit(cs, 0); /* unused */
672
673 radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx,
674 t->buf_filled_size, RADEON_USAGE_READ,
675 RADEON_PRIO_SO_FILLED_SIZE);
676 }
677
678 /* draw packet */
679 if (index_size) {
680 if (index_size != sctx->last_index_size) {
681 unsigned index_type;
682
683 /* index type */
684 switch (index_size) {
685 case 1:
686 index_type = V_028A7C_VGT_INDEX_8;
687 break;
688 case 2:
689 index_type = V_028A7C_VGT_INDEX_16 |
690 (SI_BIG_ENDIAN && sctx->b.chip_class <= CIK ?
691 V_028A7C_VGT_DMA_SWAP_16_BIT : 0);
692 break;
693 case 4:
694 index_type = V_028A7C_VGT_INDEX_32 |
695 (SI_BIG_ENDIAN && sctx->b.chip_class <= CIK ?
696 V_028A7C_VGT_DMA_SWAP_32_BIT : 0);
697 break;
698 default:
699 assert(!"unreachable");
700 return;
701 }
702
703 if (sctx->b.chip_class >= GFX9) {
704 radeon_set_uconfig_reg_idx(cs, R_03090C_VGT_INDEX_TYPE,
705 2, index_type);
706 } else {
707 radeon_emit(cs, PKT3(PKT3_INDEX_TYPE, 0, 0));
708 radeon_emit(cs, index_type);
709 }
710
711 sctx->last_index_size = index_size;
712 }
713
714 index_max_size = (indexbuf->width0 - index_offset) /
715 index_size;
716 index_va = r600_resource(indexbuf)->gpu_address + index_offset;
717
718 radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx,
719 (struct r600_resource *)indexbuf,
720 RADEON_USAGE_READ, RADEON_PRIO_INDEX_BUFFER);
721 } else {
722 /* On CI and later, non-indexed draws overwrite VGT_INDEX_TYPE,
723 * so the state must be re-emitted before the next indexed draw.
724 */
725 if (sctx->b.chip_class >= CIK)
726 sctx->last_index_size = -1;
727 }
728
729 if (indirect) {
730 uint64_t indirect_va = r600_resource(indirect->buffer)->gpu_address;
731
732 assert(indirect_va % 8 == 0);
733
734 si_invalidate_draw_sh_constants(sctx);
735
736 radeon_emit(cs, PKT3(PKT3_SET_BASE, 2, 0));
737 radeon_emit(cs, 1);
738 radeon_emit(cs, indirect_va);
739 radeon_emit(cs, indirect_va >> 32);
740
741 radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx,
742 (struct r600_resource *)indirect->buffer,
743 RADEON_USAGE_READ, RADEON_PRIO_DRAW_INDIRECT);
744
745 unsigned di_src_sel = index_size ? V_0287F0_DI_SRC_SEL_DMA
746 : V_0287F0_DI_SRC_SEL_AUTO_INDEX;
747
748 assert(indirect->offset % 4 == 0);
749
750 if (index_size) {
751 radeon_emit(cs, PKT3(PKT3_INDEX_BASE, 1, 0));
752 radeon_emit(cs, index_va);
753 radeon_emit(cs, index_va >> 32);
754
755 radeon_emit(cs, PKT3(PKT3_INDEX_BUFFER_SIZE, 0, 0));
756 radeon_emit(cs, index_max_size);
757 }
758
759 if (!sctx->screen->has_draw_indirect_multi) {
760 radeon_emit(cs, PKT3(index_size ? PKT3_DRAW_INDEX_INDIRECT
761 : PKT3_DRAW_INDIRECT,
762 3, render_cond_bit));
763 radeon_emit(cs, indirect->offset);
764 radeon_emit(cs, (sh_base_reg + SI_SGPR_BASE_VERTEX * 4 - SI_SH_REG_OFFSET) >> 2);
765 radeon_emit(cs, (sh_base_reg + SI_SGPR_START_INSTANCE * 4 - SI_SH_REG_OFFSET) >> 2);
766 radeon_emit(cs, di_src_sel);
767 } else {
768 uint64_t count_va = 0;
769
770 if (indirect->indirect_draw_count) {
771 struct r600_resource *params_buf =
772 (struct r600_resource *)indirect->indirect_draw_count;
773
774 radeon_add_to_buffer_list(
775 &sctx->b, &sctx->b.gfx, params_buf,
776 RADEON_USAGE_READ, RADEON_PRIO_DRAW_INDIRECT);
777
778 count_va = params_buf->gpu_address + indirect->indirect_draw_count_offset;
779 }
780
781 radeon_emit(cs, PKT3(index_size ? PKT3_DRAW_INDEX_INDIRECT_MULTI :
782 PKT3_DRAW_INDIRECT_MULTI,
783 8, render_cond_bit));
784 radeon_emit(cs, indirect->offset);
785 radeon_emit(cs, (sh_base_reg + SI_SGPR_BASE_VERTEX * 4 - SI_SH_REG_OFFSET) >> 2);
786 radeon_emit(cs, (sh_base_reg + SI_SGPR_START_INSTANCE * 4 - SI_SH_REG_OFFSET) >> 2);
787 radeon_emit(cs, ((sh_base_reg + SI_SGPR_DRAWID * 4 - SI_SH_REG_OFFSET) >> 2) |
788 S_2C3_DRAW_INDEX_ENABLE(1) |
789 S_2C3_COUNT_INDIRECT_ENABLE(!!indirect->indirect_draw_count));
790 radeon_emit(cs, indirect->draw_count);
791 radeon_emit(cs, count_va);
792 radeon_emit(cs, count_va >> 32);
793 radeon_emit(cs, indirect->stride);
794 radeon_emit(cs, di_src_sel);
795 }
796 } else {
797 int base_vertex;
798
799 radeon_emit(cs, PKT3(PKT3_NUM_INSTANCES, 0, 0));
800 radeon_emit(cs, info->instance_count);
801
802 /* Base vertex and start instance. */
803 base_vertex = index_size ? info->index_bias : info->start;
804
805 if (sctx->num_vs_blit_sgprs) {
806 /* Re-emit draw constants after we leave u_blitter. */
807 si_invalidate_draw_sh_constants(sctx);
808
809 /* Blit VS doesn't use BASE_VERTEX, START_INSTANCE, and DRAWID. */
810 radeon_set_sh_reg_seq(cs, sh_base_reg + SI_SGPR_VS_BLIT_DATA * 4,
811 sctx->num_vs_blit_sgprs);
812 radeon_emit_array(cs, sctx->vs_blit_sh_data,
813 sctx->num_vs_blit_sgprs);
814 } else if (base_vertex != sctx->last_base_vertex ||
815 sctx->last_base_vertex == SI_BASE_VERTEX_UNKNOWN ||
816 info->start_instance != sctx->last_start_instance ||
817 info->drawid != sctx->last_drawid ||
818 sh_base_reg != sctx->last_sh_base_reg) {
819 radeon_set_sh_reg_seq(cs, sh_base_reg + SI_SGPR_BASE_VERTEX * 4, 3);
820 radeon_emit(cs, base_vertex);
821 radeon_emit(cs, info->start_instance);
822 radeon_emit(cs, info->drawid);
823
824 sctx->last_base_vertex = base_vertex;
825 sctx->last_start_instance = info->start_instance;
826 sctx->last_drawid = info->drawid;
827 sctx->last_sh_base_reg = sh_base_reg;
828 }
829
830 if (index_size) {
831 index_va += info->start * index_size;
832
833 radeon_emit(cs, PKT3(PKT3_DRAW_INDEX_2, 4, render_cond_bit));
834 radeon_emit(cs, index_max_size);
835 radeon_emit(cs, index_va);
836 radeon_emit(cs, index_va >> 32);
837 radeon_emit(cs, info->count);
838 radeon_emit(cs, V_0287F0_DI_SRC_SEL_DMA);
839 } else {
840 radeon_emit(cs, PKT3(PKT3_DRAW_INDEX_AUTO, 1, render_cond_bit));
841 radeon_emit(cs, info->count);
842 radeon_emit(cs, V_0287F0_DI_SRC_SEL_AUTO_INDEX |
843 S_0287F0_USE_OPAQUE(!!info->count_from_stream_output));
844 }
845 }
846 }
847
848 static void si_emit_surface_sync(struct r600_common_context *rctx,
849 unsigned cp_coher_cntl)
850 {
851 struct radeon_winsys_cs *cs = rctx->gfx.cs;
852
853 if (rctx->chip_class >= GFX9) {
854 /* Flush caches and wait for the caches to assert idle. */
855 radeon_emit(cs, PKT3(PKT3_ACQUIRE_MEM, 5, 0));
856 radeon_emit(cs, cp_coher_cntl); /* CP_COHER_CNTL */
857 radeon_emit(cs, 0xffffffff); /* CP_COHER_SIZE */
858 radeon_emit(cs, 0xffffff); /* CP_COHER_SIZE_HI */
859 radeon_emit(cs, 0); /* CP_COHER_BASE */
860 radeon_emit(cs, 0); /* CP_COHER_BASE_HI */
861 radeon_emit(cs, 0x0000000A); /* POLL_INTERVAL */
862 } else {
863 /* ACQUIRE_MEM is only required on a compute ring. */
864 radeon_emit(cs, PKT3(PKT3_SURFACE_SYNC, 3, 0));
865 radeon_emit(cs, cp_coher_cntl); /* CP_COHER_CNTL */
866 radeon_emit(cs, 0xffffffff); /* CP_COHER_SIZE */
867 radeon_emit(cs, 0); /* CP_COHER_BASE */
868 radeon_emit(cs, 0x0000000A); /* POLL_INTERVAL */
869 }
870 }
871
872 void si_emit_cache_flush(struct si_context *sctx)
873 {
874 struct r600_common_context *rctx = &sctx->b;
875 struct radeon_winsys_cs *cs = rctx->gfx.cs;
876 uint32_t cp_coher_cntl = 0;
877 uint32_t flush_cb_db = rctx->flags & (SI_CONTEXT_FLUSH_AND_INV_CB |
878 SI_CONTEXT_FLUSH_AND_INV_DB);
879
880 if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_CB)
881 sctx->b.num_cb_cache_flushes++;
882 if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_DB)
883 sctx->b.num_db_cache_flushes++;
884
885 /* SI has a bug that it always flushes ICACHE and KCACHE if either
886 * bit is set. An alternative way is to write SQC_CACHES, but that
887 * doesn't seem to work reliably. Since the bug doesn't affect
888 * correctness (it only does more work than necessary) and
889 * the performance impact is likely negligible, there is no plan
890 * to add a workaround for it.
891 */
892
893 if (rctx->flags & SI_CONTEXT_INV_ICACHE)
894 cp_coher_cntl |= S_0085F0_SH_ICACHE_ACTION_ENA(1);
895 if (rctx->flags & SI_CONTEXT_INV_SMEM_L1)
896 cp_coher_cntl |= S_0085F0_SH_KCACHE_ACTION_ENA(1);
897
898 if (rctx->chip_class <= VI) {
899 if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_CB) {
900 cp_coher_cntl |= S_0085F0_CB_ACTION_ENA(1) |
901 S_0085F0_CB0_DEST_BASE_ENA(1) |
902 S_0085F0_CB1_DEST_BASE_ENA(1) |
903 S_0085F0_CB2_DEST_BASE_ENA(1) |
904 S_0085F0_CB3_DEST_BASE_ENA(1) |
905 S_0085F0_CB4_DEST_BASE_ENA(1) |
906 S_0085F0_CB5_DEST_BASE_ENA(1) |
907 S_0085F0_CB6_DEST_BASE_ENA(1) |
908 S_0085F0_CB7_DEST_BASE_ENA(1);
909
910 /* Necessary for DCC */
911 if (rctx->chip_class == VI)
912 si_gfx_write_event_eop(rctx, V_028A90_FLUSH_AND_INV_CB_DATA_TS,
913 0, EOP_DATA_SEL_DISCARD, NULL,
914 0, 0, SI_NOT_QUERY);
915 }
916 if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_DB)
917 cp_coher_cntl |= S_0085F0_DB_ACTION_ENA(1) |
918 S_0085F0_DB_DEST_BASE_ENA(1);
919 }
920
921 if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_CB) {
922 /* Flush CMASK/FMASK/DCC. SURFACE_SYNC will wait for idle. */
923 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
924 radeon_emit(cs, EVENT_TYPE(V_028A90_FLUSH_AND_INV_CB_META) | EVENT_INDEX(0));
925 }
926 if (rctx->flags & (SI_CONTEXT_FLUSH_AND_INV_DB |
927 SI_CONTEXT_FLUSH_AND_INV_DB_META)) {
928 /* Flush HTILE. SURFACE_SYNC will wait for idle. */
929 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
930 radeon_emit(cs, EVENT_TYPE(V_028A90_FLUSH_AND_INV_DB_META) | EVENT_INDEX(0));
931 }
932
933 /* Wait for shader engines to go idle.
934 * VS and PS waits are unnecessary if SURFACE_SYNC is going to wait
935 * for everything including CB/DB cache flushes.
936 */
937 if (!flush_cb_db) {
938 if (rctx->flags & SI_CONTEXT_PS_PARTIAL_FLUSH) {
939 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
940 radeon_emit(cs, EVENT_TYPE(V_028A90_PS_PARTIAL_FLUSH) | EVENT_INDEX(4));
941 /* Only count explicit shader flushes, not implicit ones
942 * done by SURFACE_SYNC.
943 */
944 rctx->num_vs_flushes++;
945 rctx->num_ps_flushes++;
946 } else if (rctx->flags & SI_CONTEXT_VS_PARTIAL_FLUSH) {
947 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
948 radeon_emit(cs, EVENT_TYPE(V_028A90_VS_PARTIAL_FLUSH) | EVENT_INDEX(4));
949 rctx->num_vs_flushes++;
950 }
951 }
952
953 if (rctx->flags & SI_CONTEXT_CS_PARTIAL_FLUSH &&
954 sctx->compute_is_busy) {
955 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
956 radeon_emit(cs, EVENT_TYPE(V_028A90_CS_PARTIAL_FLUSH | EVENT_INDEX(4)));
957 rctx->num_cs_flushes++;
958 sctx->compute_is_busy = false;
959 }
960
961 /* VGT state synchronization. */
962 if (rctx->flags & SI_CONTEXT_VGT_FLUSH) {
963 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
964 radeon_emit(cs, EVENT_TYPE(V_028A90_VGT_FLUSH) | EVENT_INDEX(0));
965 }
966 if (rctx->flags & SI_CONTEXT_VGT_STREAMOUT_SYNC) {
967 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
968 radeon_emit(cs, EVENT_TYPE(V_028A90_VGT_STREAMOUT_SYNC) | EVENT_INDEX(0));
969 }
970
971 /* GFX9: Wait for idle if we're flushing CB or DB. ACQUIRE_MEM doesn't
972 * wait for idle on GFX9. We have to use a TS event.
973 */
974 if (sctx->b.chip_class >= GFX9 && flush_cb_db) {
975 uint64_t va;
976 unsigned tc_flags, cb_db_event;
977
978 /* Set the CB/DB flush event. */
979 switch (flush_cb_db) {
980 case SI_CONTEXT_FLUSH_AND_INV_CB:
981 cb_db_event = V_028A90_FLUSH_AND_INV_CB_DATA_TS;
982 break;
983 case SI_CONTEXT_FLUSH_AND_INV_DB:
984 cb_db_event = V_028A90_FLUSH_AND_INV_DB_DATA_TS;
985 break;
986 default:
987 /* both CB & DB */
988 cb_db_event = V_028A90_CACHE_FLUSH_AND_INV_TS_EVENT;
989 }
990
991 /* These are the only allowed combinations. If you need to
992 * do multiple operations at once, do them separately.
993 * All operations that invalidate L2 also seem to invalidate
994 * metadata. Volatile (VOL) and WC flushes are not listed here.
995 *
996 * TC | TC_WB = writeback & invalidate L2 & L1
997 * TC | TC_WB | TC_NC = writeback & invalidate L2 for MTYPE == NC
998 * TC_WB | TC_NC = writeback L2 for MTYPE == NC
999 * TC | TC_NC = invalidate L2 for MTYPE == NC
1000 * TC | TC_MD = writeback & invalidate L2 metadata (DCC, etc.)
1001 * TCL1 = invalidate L1
1002 */
1003 tc_flags = 0;
1004
1005 if (rctx->flags & SI_CONTEXT_INV_L2_METADATA) {
1006 tc_flags = EVENT_TC_ACTION_ENA |
1007 EVENT_TC_MD_ACTION_ENA;
1008 }
1009
1010 /* Ideally flush TC together with CB/DB. */
1011 if (rctx->flags & SI_CONTEXT_INV_GLOBAL_L2) {
1012 /* Writeback and invalidate everything in L2 & L1. */
1013 tc_flags = EVENT_TC_ACTION_ENA |
1014 EVENT_TC_WB_ACTION_ENA;
1015
1016 /* Clear the flags. */
1017 rctx->flags &= ~(SI_CONTEXT_INV_GLOBAL_L2 |
1018 SI_CONTEXT_WRITEBACK_GLOBAL_L2 |
1019 SI_CONTEXT_INV_VMEM_L1);
1020 sctx->b.num_L2_invalidates++;
1021 }
1022
1023 /* Do the flush (enqueue the event and wait for it). */
1024 va = sctx->wait_mem_scratch->gpu_address;
1025 sctx->wait_mem_number++;
1026
1027 si_gfx_write_event_eop(rctx, cb_db_event, tc_flags,
1028 EOP_DATA_SEL_VALUE_32BIT,
1029 sctx->wait_mem_scratch, va,
1030 sctx->wait_mem_number, SI_NOT_QUERY);
1031 si_gfx_wait_fence(rctx, va, sctx->wait_mem_number, 0xffffffff);
1032 }
1033
1034 /* Make sure ME is idle (it executes most packets) before continuing.
1035 * This prevents read-after-write hazards between PFP and ME.
1036 */
1037 if (cp_coher_cntl ||
1038 (rctx->flags & (SI_CONTEXT_CS_PARTIAL_FLUSH |
1039 SI_CONTEXT_INV_VMEM_L1 |
1040 SI_CONTEXT_INV_GLOBAL_L2 |
1041 SI_CONTEXT_WRITEBACK_GLOBAL_L2))) {
1042 radeon_emit(cs, PKT3(PKT3_PFP_SYNC_ME, 0, 0));
1043 radeon_emit(cs, 0);
1044 }
1045
1046 /* SI-CI-VI only:
1047 * When one of the CP_COHER_CNTL.DEST_BASE flags is set, SURFACE_SYNC
1048 * waits for idle, so it should be last. SURFACE_SYNC is done in PFP.
1049 *
1050 * cp_coher_cntl should contain all necessary flags except TC flags
1051 * at this point.
1052 *
1053 * SI-CIK don't support L2 write-back.
1054 */
1055 if (rctx->flags & SI_CONTEXT_INV_GLOBAL_L2 ||
1056 (rctx->chip_class <= CIK &&
1057 (rctx->flags & SI_CONTEXT_WRITEBACK_GLOBAL_L2))) {
1058 /* Invalidate L1 & L2. (L1 is always invalidated on SI)
1059 * WB must be set on VI+ when TC_ACTION is set.
1060 */
1061 si_emit_surface_sync(rctx, cp_coher_cntl |
1062 S_0085F0_TC_ACTION_ENA(1) |
1063 S_0085F0_TCL1_ACTION_ENA(1) |
1064 S_0301F0_TC_WB_ACTION_ENA(rctx->chip_class >= VI));
1065 cp_coher_cntl = 0;
1066 sctx->b.num_L2_invalidates++;
1067 } else {
1068 /* L1 invalidation and L2 writeback must be done separately,
1069 * because both operations can't be done together.
1070 */
1071 if (rctx->flags & SI_CONTEXT_WRITEBACK_GLOBAL_L2) {
1072 /* WB = write-back
1073 * NC = apply to non-coherent MTYPEs
1074 * (i.e. MTYPE <= 1, which is what we use everywhere)
1075 *
1076 * WB doesn't work without NC.
1077 */
1078 si_emit_surface_sync(rctx, cp_coher_cntl |
1079 S_0301F0_TC_WB_ACTION_ENA(1) |
1080 S_0301F0_TC_NC_ACTION_ENA(1));
1081 cp_coher_cntl = 0;
1082 sctx->b.num_L2_writebacks++;
1083 }
1084 if (rctx->flags & SI_CONTEXT_INV_VMEM_L1) {
1085 /* Invalidate per-CU VMEM L1. */
1086 si_emit_surface_sync(rctx, cp_coher_cntl |
1087 S_0085F0_TCL1_ACTION_ENA(1));
1088 cp_coher_cntl = 0;
1089 }
1090 }
1091
1092 /* If TC flushes haven't cleared this... */
1093 if (cp_coher_cntl)
1094 si_emit_surface_sync(rctx, cp_coher_cntl);
1095
1096 if (rctx->flags & SI_CONTEXT_START_PIPELINE_STATS) {
1097 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
1098 radeon_emit(cs, EVENT_TYPE(V_028A90_PIPELINESTAT_START) |
1099 EVENT_INDEX(0));
1100 } else if (rctx->flags & SI_CONTEXT_STOP_PIPELINE_STATS) {
1101 radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
1102 radeon_emit(cs, EVENT_TYPE(V_028A90_PIPELINESTAT_STOP) |
1103 EVENT_INDEX(0));
1104 }
1105
1106 rctx->flags = 0;
1107 }
1108
1109 static void si_get_draw_start_count(struct si_context *sctx,
1110 const struct pipe_draw_info *info,
1111 unsigned *start, unsigned *count)
1112 {
1113 struct pipe_draw_indirect_info *indirect = info->indirect;
1114
1115 if (indirect) {
1116 unsigned indirect_count;
1117 struct pipe_transfer *transfer;
1118 unsigned begin, end;
1119 unsigned map_size;
1120 unsigned *data;
1121
1122 if (indirect->indirect_draw_count) {
1123 data = pipe_buffer_map_range(&sctx->b.b,
1124 indirect->indirect_draw_count,
1125 indirect->indirect_draw_count_offset,
1126 sizeof(unsigned),
1127 PIPE_TRANSFER_READ, &transfer);
1128
1129 indirect_count = *data;
1130
1131 pipe_buffer_unmap(&sctx->b.b, transfer);
1132 } else {
1133 indirect_count = indirect->draw_count;
1134 }
1135
1136 if (!indirect_count) {
1137 *start = *count = 0;
1138 return;
1139 }
1140
1141 map_size = (indirect_count - 1) * indirect->stride + 3 * sizeof(unsigned);
1142 data = pipe_buffer_map_range(&sctx->b.b, indirect->buffer,
1143 indirect->offset, map_size,
1144 PIPE_TRANSFER_READ, &transfer);
1145
1146 begin = UINT_MAX;
1147 end = 0;
1148
1149 for (unsigned i = 0; i < indirect_count; ++i) {
1150 unsigned count = data[0];
1151 unsigned start = data[2];
1152
1153 if (count > 0) {
1154 begin = MIN2(begin, start);
1155 end = MAX2(end, start + count);
1156 }
1157
1158 data += indirect->stride / sizeof(unsigned);
1159 }
1160
1161 pipe_buffer_unmap(&sctx->b.b, transfer);
1162
1163 if (begin < end) {
1164 *start = begin;
1165 *count = end - begin;
1166 } else {
1167 *start = *count = 0;
1168 }
1169 } else {
1170 *start = info->start;
1171 *count = info->count;
1172 }
1173 }
1174
1175 static void si_emit_all_states(struct si_context *sctx, const struct pipe_draw_info *info,
1176 unsigned skip_atom_mask)
1177 {
1178 /* Emit state atoms. */
1179 unsigned mask = sctx->dirty_atoms & ~skip_atom_mask;
1180 while (mask) {
1181 struct r600_atom *atom = sctx->atoms.array[u_bit_scan(&mask)];
1182
1183 atom->emit(&sctx->b, atom);
1184 }
1185 sctx->dirty_atoms &= skip_atom_mask;
1186
1187 /* Emit states. */
1188 mask = sctx->dirty_states;
1189 while (mask) {
1190 unsigned i = u_bit_scan(&mask);
1191 struct si_pm4_state *state = sctx->queued.array[i];
1192
1193 if (!state || sctx->emitted.array[i] == state)
1194 continue;
1195
1196 si_pm4_emit(sctx, state);
1197 sctx->emitted.array[i] = state;
1198 }
1199 sctx->dirty_states = 0;
1200
1201 /* Emit draw states. */
1202 unsigned num_patches = 0;
1203
1204 si_emit_rasterizer_prim_state(sctx);
1205 if (sctx->tes_shader.cso)
1206 si_emit_derived_tess_state(sctx, info, &num_patches);
1207 si_emit_vs_state(sctx, info);
1208 si_emit_draw_registers(sctx, info, num_patches);
1209 }
1210
1211 void si_draw_vbo(struct pipe_context *ctx, const struct pipe_draw_info *info)
1212 {
1213 struct si_context *sctx = (struct si_context *)ctx;
1214 struct si_state_rasterizer *rs = sctx->queued.named.rasterizer;
1215 struct pipe_resource *indexbuf = info->index.resource;
1216 unsigned dirty_tex_counter;
1217 enum pipe_prim_type rast_prim;
1218 unsigned index_size = info->index_size;
1219 unsigned index_offset = info->indirect ? info->start * index_size : 0;
1220
1221 if (likely(!info->indirect)) {
1222 /* SI-CI treat instance_count==0 as instance_count==1. There is
1223 * no workaround for indirect draws, but we can at least skip
1224 * direct draws.
1225 */
1226 if (unlikely(!info->instance_count))
1227 return;
1228
1229 /* Handle count == 0. */
1230 if (unlikely(!info->count &&
1231 (index_size || !info->count_from_stream_output)))
1232 return;
1233 }
1234
1235 if (unlikely(!sctx->vs_shader.cso)) {
1236 assert(0);
1237 return;
1238 }
1239 if (unlikely(!sctx->ps_shader.cso && (!rs || !rs->rasterizer_discard))) {
1240 assert(0);
1241 return;
1242 }
1243 if (unlikely(!!sctx->tes_shader.cso != (info->mode == PIPE_PRIM_PATCHES))) {
1244 assert(0);
1245 return;
1246 }
1247
1248 /* Recompute and re-emit the texture resource states if needed. */
1249 dirty_tex_counter = p_atomic_read(&sctx->b.screen->dirty_tex_counter);
1250 if (unlikely(dirty_tex_counter != sctx->b.last_dirty_tex_counter)) {
1251 sctx->b.last_dirty_tex_counter = dirty_tex_counter;
1252 sctx->framebuffer.dirty_cbufs |=
1253 ((1 << sctx->framebuffer.state.nr_cbufs) - 1);
1254 sctx->framebuffer.dirty_zsbuf = true;
1255 si_mark_atom_dirty(sctx, &sctx->framebuffer.atom);
1256 si_update_all_texture_descriptors(sctx);
1257 }
1258
1259 si_decompress_textures(sctx, u_bit_consecutive(0, SI_NUM_GRAPHICS_SHADERS));
1260
1261 /* Set the rasterization primitive type.
1262 *
1263 * This must be done after si_decompress_textures, which can call
1264 * draw_vbo recursively, and before si_update_shaders, which uses
1265 * current_rast_prim for this draw_vbo call. */
1266 if (sctx->gs_shader.cso)
1267 rast_prim = sctx->gs_shader.cso->gs_output_prim;
1268 else if (sctx->tes_shader.cso) {
1269 if (sctx->tes_shader.cso->info.properties[TGSI_PROPERTY_TES_POINT_MODE])
1270 rast_prim = PIPE_PRIM_POINTS;
1271 else
1272 rast_prim = sctx->tes_shader.cso->info.properties[TGSI_PROPERTY_TES_PRIM_MODE];
1273 } else
1274 rast_prim = info->mode;
1275
1276 if (rast_prim != sctx->current_rast_prim) {
1277 bool old_is_poly = sctx->current_rast_prim >= PIPE_PRIM_TRIANGLES;
1278 bool new_is_poly = rast_prim >= PIPE_PRIM_TRIANGLES;
1279 if (old_is_poly != new_is_poly) {
1280 sctx->scissors.dirty_mask = (1 << SI_MAX_VIEWPORTS) - 1;
1281 si_mark_atom_dirty(sctx, &sctx->scissors.atom);
1282 }
1283
1284 sctx->current_rast_prim = rast_prim;
1285 sctx->do_update_shaders = true;
1286 }
1287
1288 if (sctx->tes_shader.cso &&
1289 sctx->screen->has_ls_vgpr_init_bug) {
1290 /* Determine whether the LS VGPR fix should be applied.
1291 *
1292 * It is only required when num input CPs > num output CPs,
1293 * which cannot happen with the fixed function TCS. We should
1294 * also update this bit when switching from TCS to fixed
1295 * function TCS.
1296 */
1297 struct si_shader_selector *tcs = sctx->tcs_shader.cso;
1298 bool ls_vgpr_fix =
1299 tcs &&
1300 info->vertices_per_patch >
1301 tcs->info.properties[TGSI_PROPERTY_TCS_VERTICES_OUT];
1302
1303 if (ls_vgpr_fix != sctx->ls_vgpr_fix) {
1304 sctx->ls_vgpr_fix = ls_vgpr_fix;
1305 sctx->do_update_shaders = true;
1306 }
1307 }
1308
1309 if (sctx->gs_shader.cso) {
1310 /* Determine whether the GS triangle strip adjacency fix should
1311 * be applied. Rotate every other triangle if
1312 * - triangle strips with adjacency are fed to the GS and
1313 * - primitive restart is disabled (the rotation doesn't help
1314 * when the restart occurs after an odd number of triangles).
1315 */
1316 bool gs_tri_strip_adj_fix =
1317 !sctx->tes_shader.cso &&
1318 info->mode == PIPE_PRIM_TRIANGLE_STRIP_ADJACENCY &&
1319 !info->primitive_restart;
1320
1321 if (gs_tri_strip_adj_fix != sctx->gs_tri_strip_adj_fix) {
1322 sctx->gs_tri_strip_adj_fix = gs_tri_strip_adj_fix;
1323 sctx->do_update_shaders = true;
1324 }
1325 }
1326
1327 if (sctx->do_update_shaders && !si_update_shaders(sctx))
1328 return;
1329
1330 if (index_size) {
1331 /* Translate or upload, if needed. */
1332 /* 8-bit indices are supported on VI. */
1333 if (sctx->b.chip_class <= CIK && index_size == 1) {
1334 unsigned start, count, start_offset, size, offset;
1335 void *ptr;
1336
1337 si_get_draw_start_count(sctx, info, &start, &count);
1338 start_offset = start * 2;
1339 size = count * 2;
1340
1341 indexbuf = NULL;
1342 u_upload_alloc(ctx->stream_uploader, start_offset,
1343 size,
1344 si_optimal_tcc_alignment(sctx, size),
1345 &offset, &indexbuf, &ptr);
1346 if (!indexbuf)
1347 return;
1348
1349 util_shorten_ubyte_elts_to_userptr(&sctx->b.b, info, 0, 0,
1350 index_offset + start,
1351 count, ptr);
1352
1353 /* info->start will be added by the drawing code */
1354 index_offset = offset - start_offset;
1355 index_size = 2;
1356 } else if (info->has_user_indices) {
1357 unsigned start_offset;
1358
1359 assert(!info->indirect);
1360 start_offset = info->start * index_size;
1361
1362 indexbuf = NULL;
1363 u_upload_data(ctx->stream_uploader, start_offset,
1364 info->count * index_size,
1365 sctx->screen->info.tcc_cache_line_size,
1366 (char*)info->index.user + start_offset,
1367 &index_offset, &indexbuf);
1368 if (!indexbuf)
1369 return;
1370
1371 /* info->start will be added by the drawing code */
1372 index_offset -= start_offset;
1373 } else if (sctx->b.chip_class <= CIK &&
1374 r600_resource(indexbuf)->TC_L2_dirty) {
1375 /* VI reads index buffers through TC L2, so it doesn't
1376 * need this. */
1377 sctx->b.flags |= SI_CONTEXT_WRITEBACK_GLOBAL_L2;
1378 r600_resource(indexbuf)->TC_L2_dirty = false;
1379 }
1380 }
1381
1382 if (info->indirect) {
1383 struct pipe_draw_indirect_info *indirect = info->indirect;
1384
1385 /* Add the buffer size for memory checking in need_cs_space. */
1386 si_context_add_resource_size(ctx, indirect->buffer);
1387
1388 /* Indirect buffers use TC L2 on GFX9, but not older hw. */
1389 if (sctx->b.chip_class <= VI) {
1390 if (r600_resource(indirect->buffer)->TC_L2_dirty) {
1391 sctx->b.flags |= SI_CONTEXT_WRITEBACK_GLOBAL_L2;
1392 r600_resource(indirect->buffer)->TC_L2_dirty = false;
1393 }
1394
1395 if (indirect->indirect_draw_count &&
1396 r600_resource(indirect->indirect_draw_count)->TC_L2_dirty) {
1397 sctx->b.flags |= SI_CONTEXT_WRITEBACK_GLOBAL_L2;
1398 r600_resource(indirect->indirect_draw_count)->TC_L2_dirty = false;
1399 }
1400 }
1401 }
1402
1403 si_need_cs_space(sctx);
1404
1405 /* Since we've called r600_context_add_resource_size for vertex buffers,
1406 * this must be called after si_need_cs_space, because we must let
1407 * need_cs_space flush before we add buffers to the buffer list.
1408 */
1409 if (!si_upload_vertex_buffer_descriptors(sctx))
1410 return;
1411
1412 /* Vega10/Raven scissor bug workaround. This must be done before VPORT
1413 * scissor registers are changed. There is also a more efficient but
1414 * more involved alternative workaround.
1415 */
1416 if ((sctx->b.family == CHIP_VEGA10 || sctx->b.family == CHIP_RAVEN) &&
1417 si_is_atom_dirty(sctx, &sctx->scissors.atom)) {
1418 sctx->b.flags |= SI_CONTEXT_PS_PARTIAL_FLUSH;
1419 si_emit_cache_flush(sctx);
1420 }
1421
1422 /* Use optimal packet order based on whether we need to sync the pipeline. */
1423 if (unlikely(sctx->b.flags & (SI_CONTEXT_FLUSH_AND_INV_CB |
1424 SI_CONTEXT_FLUSH_AND_INV_DB |
1425 SI_CONTEXT_PS_PARTIAL_FLUSH |
1426 SI_CONTEXT_CS_PARTIAL_FLUSH))) {
1427 /* If we have to wait for idle, set all states first, so that all
1428 * SET packets are processed in parallel with previous draw calls.
1429 * Then upload descriptors, set shader pointers, and draw, and
1430 * prefetch at the end. This ensures that the time the CUs
1431 * are idle is very short. (there are only SET_SH packets between
1432 * the wait and the draw)
1433 */
1434 struct r600_atom *shader_pointers = &sctx->shader_pointers.atom;
1435 unsigned masked_atoms = 1u << shader_pointers->id;
1436
1437 if (unlikely(sctx->b.flags & SI_CONTEXT_FLUSH_FOR_RENDER_COND))
1438 masked_atoms |= 1u << sctx->b.render_cond_atom.id;
1439
1440 /* Emit all states except shader pointers and render condition. */
1441 si_emit_all_states(sctx, info, masked_atoms);
1442 si_emit_cache_flush(sctx);
1443
1444 /* <-- CUs are idle here. */
1445 if (!si_upload_graphics_shader_descriptors(sctx))
1446 return;
1447
1448 /* Set shader pointers after descriptors are uploaded. */
1449 if (si_is_atom_dirty(sctx, shader_pointers))
1450 shader_pointers->emit(&sctx->b, NULL);
1451 if (si_is_atom_dirty(sctx, &sctx->b.render_cond_atom))
1452 sctx->b.render_cond_atom.emit(&sctx->b, NULL);
1453 sctx->dirty_atoms = 0;
1454
1455 si_emit_draw_packets(sctx, info, indexbuf, index_size, index_offset);
1456 /* <-- CUs are busy here. */
1457
1458 /* Start prefetches after the draw has been started. Both will run
1459 * in parallel, but starting the draw first is more important.
1460 */
1461 if (sctx->b.chip_class >= CIK && sctx->prefetch_L2_mask)
1462 cik_emit_prefetch_L2(sctx);
1463 } else {
1464 /* If we don't wait for idle, start prefetches first, then set
1465 * states, and draw at the end.
1466 */
1467 if (sctx->b.flags)
1468 si_emit_cache_flush(sctx);
1469
1470 if (sctx->b.chip_class >= CIK && sctx->prefetch_L2_mask)
1471 cik_emit_prefetch_L2(sctx);
1472
1473 if (!si_upload_graphics_shader_descriptors(sctx))
1474 return;
1475
1476 si_emit_all_states(sctx, info, 0);
1477 si_emit_draw_packets(sctx, info, indexbuf, index_size, index_offset);
1478 }
1479
1480 if (unlikely(sctx->current_saved_cs)) {
1481 si_trace_emit(sctx);
1482 si_log_draw_state(sctx, sctx->b.log);
1483 }
1484
1485 /* Workaround for a VGT hang when streamout is enabled.
1486 * It must be done after drawing. */
1487 if ((sctx->b.family == CHIP_HAWAII ||
1488 sctx->b.family == CHIP_TONGA ||
1489 sctx->b.family == CHIP_FIJI) &&
1490 si_get_strmout_en(sctx)) {
1491 sctx->b.flags |= SI_CONTEXT_VGT_STREAMOUT_SYNC;
1492 }
1493
1494 if (unlikely(sctx->decompression_enabled)) {
1495 sctx->b.num_decompress_calls++;
1496 } else {
1497 sctx->b.num_draw_calls++;
1498 if (sctx->framebuffer.state.nr_cbufs > 1)
1499 sctx->b.num_mrt_draw_calls++;
1500 if (info->primitive_restart)
1501 sctx->b.num_prim_restart_calls++;
1502 if (G_0286E8_WAVESIZE(sctx->spi_tmpring_size))
1503 sctx->b.num_spill_draw_calls++;
1504 }
1505 if (index_size && indexbuf != info->index.resource)
1506 pipe_resource_reference(&indexbuf, NULL);
1507 }
1508
1509 void si_draw_rectangle(struct blitter_context *blitter,
1510 void *vertex_elements_cso,
1511 blitter_get_vs_func get_vs,
1512 int x1, int y1, int x2, int y2,
1513 float depth, unsigned num_instances,
1514 enum blitter_attrib_type type,
1515 const union blitter_attrib *attrib)
1516 {
1517 struct pipe_context *pipe = util_blitter_get_pipe(blitter);
1518 struct si_context *sctx = (struct si_context*)pipe;
1519
1520 /* Pack position coordinates as signed int16. */
1521 sctx->vs_blit_sh_data[0] = (uint32_t)(x1 & 0xffff) |
1522 ((uint32_t)(y1 & 0xffff) << 16);
1523 sctx->vs_blit_sh_data[1] = (uint32_t)(x2 & 0xffff) |
1524 ((uint32_t)(y2 & 0xffff) << 16);
1525 sctx->vs_blit_sh_data[2] = fui(depth);
1526
1527 switch (type) {
1528 case UTIL_BLITTER_ATTRIB_COLOR:
1529 memcpy(&sctx->vs_blit_sh_data[3], attrib->color,
1530 sizeof(float)*4);
1531 break;
1532 case UTIL_BLITTER_ATTRIB_TEXCOORD_XY:
1533 case UTIL_BLITTER_ATTRIB_TEXCOORD_XYZW:
1534 memcpy(&sctx->vs_blit_sh_data[3], &attrib->texcoord,
1535 sizeof(attrib->texcoord));
1536 break;
1537 case UTIL_BLITTER_ATTRIB_NONE:;
1538 }
1539
1540 pipe->bind_vs_state(pipe, si_get_blit_vs(sctx, type, num_instances));
1541
1542 struct pipe_draw_info info = {};
1543 info.mode = SI_PRIM_RECTANGLE_LIST;
1544 info.count = 3;
1545 info.instance_count = num_instances;
1546
1547 /* Don't set per-stage shader pointers for VS. */
1548 sctx->shader_pointers_dirty &= ~SI_DESCS_SHADER_MASK(VERTEX);
1549 sctx->vertex_buffer_pointer_dirty = false;
1550
1551 si_draw_vbo(pipe, &info);
1552 }
1553
1554 void si_trace_emit(struct si_context *sctx)
1555 {
1556 struct radeon_winsys_cs *cs = sctx->b.gfx.cs;
1557 uint64_t va = sctx->current_saved_cs->trace_buf->gpu_address;
1558 uint32_t trace_id = ++sctx->current_saved_cs->trace_id;
1559
1560 radeon_emit(cs, PKT3(PKT3_WRITE_DATA, 3, 0));
1561 radeon_emit(cs, S_370_DST_SEL(V_370_MEMORY_SYNC) |
1562 S_370_WR_CONFIRM(1) |
1563 S_370_ENGINE_SEL(V_370_ME));
1564 radeon_emit(cs, va);
1565 radeon_emit(cs, va >> 32);
1566 radeon_emit(cs, trace_id);
1567 radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
1568 radeon_emit(cs, AC_ENCODE_TRACE_POINT(trace_id));
1569
1570 if (sctx->b.log)
1571 u_log_flush(sctx->b.log);
1572 }