projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
radeonsi: Add missing interpolation mode to check for enabled modes
[mesa.git] / src / gallium / drivers / radeonsi / si_state_draw.c
1 /*
2 * Copyright 2012 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Christian König <christian.koenig@amd.com>
25 */
26
27 #include "util/u_memory.h"
28 #include "util/u_framebuffer.h"
29 #include "util/u_blitter.h"
30 #include "tgsi/tgsi_parse.h"
31 #include "radeonsi_pipe.h"
32 #include "radeonsi_shader.h"
33 #include "si_state.h"
34 #include "sid.h"
35
36 /*
37 * Shaders
38 */
39
40 static void si_pipe_shader_vs(struct pipe_context *ctx, struct si_pipe_shader *shader)
41 {
42 struct r600_context *rctx = (struct r600_context *)ctx;
43 struct si_pm4_state *pm4;
44 unsigned num_sgprs, num_user_sgprs;
45 unsigned nparams, i;
46 uint64_t va;
47
48 if (si_pipe_shader_create(ctx, shader))
49 return;
50
51 si_pm4_delete_state(rctx, vs, shader->pm4);
52 pm4 = shader->pm4 = CALLOC_STRUCT(si_pm4_state);
53
54 si_pm4_inval_shader_cache(pm4);
55
56 /* Certain attributes (position, psize, etc.) don't count as params.
57 * VS is required to export at least one param and r600_shader_from_tgsi()
58 * takes care of adding a dummy export.
59 */
60 for (nparams = 0, i = 0 ; i < shader->shader.noutput; i++) {
61 if (shader->shader.output[i].name != TGSI_SEMANTIC_POSITION)
62 nparams++;
63 }
64 if (nparams < 1)
65 nparams = 1;
66
67 si_pm4_set_reg(pm4, R_0286C4_SPI_VS_OUT_CONFIG,
68 S_0286C4_VS_EXPORT_COUNT(nparams - 1));
69
70 si_pm4_set_reg(pm4, R_02870C_SPI_SHADER_POS_FORMAT,
71 S_02870C_POS0_EXPORT_FORMAT(V_02870C_SPI_SHADER_4COMP) |
72 S_02870C_POS1_EXPORT_FORMAT(V_02870C_SPI_SHADER_NONE) |
73 S_02870C_POS2_EXPORT_FORMAT(V_02870C_SPI_SHADER_NONE) |
74 S_02870C_POS3_EXPORT_FORMAT(V_02870C_SPI_SHADER_NONE));
75
76 va = r600_resource_va(ctx->screen, (void *)shader->bo);
77 si_pm4_add_bo(pm4, shader->bo, RADEON_USAGE_READ);
78 si_pm4_set_reg(pm4, R_00B120_SPI_SHADER_PGM_LO_VS, va >> 8);
79 si_pm4_set_reg(pm4, R_00B124_SPI_SHADER_PGM_HI_VS, va >> 40);
80
81 num_user_sgprs = 8;
82 num_sgprs = shader->num_sgprs;
83 if (num_user_sgprs > num_sgprs)
84 num_sgprs = num_user_sgprs;
85 /* Last 2 reserved SGPRs are used for VCC */
86 num_sgprs += 2;
87 assert(num_sgprs <= 104);
88
89 si_pm4_set_reg(pm4, R_00B128_SPI_SHADER_PGM_RSRC1_VS,
90 S_00B128_VGPRS((shader->num_vgprs - 1) / 4) |
91 S_00B128_SGPRS((num_sgprs - 1) / 8));
92 si_pm4_set_reg(pm4, R_00B12C_SPI_SHADER_PGM_RSRC2_VS,
93 S_00B12C_USER_SGPR(num_user_sgprs));
94
95 si_pm4_bind_state(rctx, vs, shader->pm4);
96 }
97
98 static void si_pipe_shader_ps(struct pipe_context *ctx, struct si_pipe_shader *shader)
99 {
100 struct r600_context *rctx = (struct r600_context *)ctx;
101 struct si_pm4_state *pm4;
102 unsigned i, exports_ps, num_cout, spi_ps_in_control, db_shader_control;
103 unsigned num_sgprs, num_user_sgprs;
104 int ninterp = 0;
105 boolean have_linear = FALSE, have_centroid = FALSE, have_perspective = FALSE;
106 unsigned spi_baryc_cntl, spi_ps_input_ena;
107 uint64_t va;
108
109 if (si_pipe_shader_create(ctx, shader))
110 return;
111
112 si_pm4_delete_state(rctx, ps, shader->pm4);
113 pm4 = shader->pm4 = CALLOC_STRUCT(si_pm4_state);
114
115 si_pm4_inval_shader_cache(pm4);
116
117 db_shader_control = S_02880C_Z_ORDER(V_02880C_EARLY_Z_THEN_LATE_Z);
118 for (i = 0; i < shader->shader.ninput; i++) {
119 ninterp++;
120 /* XXX: Flat shading hangs the GPU */
121 if (shader->shader.input[i].interpolate == TGSI_INTERPOLATE_CONSTANT ||
122 (shader->shader.input[i].interpolate == TGSI_INTERPOLATE_COLOR &&
123 rctx->queued.named.rasterizer->flatshade))
124 have_linear = TRUE;
125 if (shader->shader.input[i].interpolate == TGSI_INTERPOLATE_LINEAR)
126 have_linear = TRUE;
127 if (shader->shader.input[i].interpolate == TGSI_INTERPOLATE_PERSPECTIVE)
128 have_perspective = TRUE;
129 if (shader->shader.input[i].centroid)
130 have_centroid = TRUE;
131 }
132
133 for (i = 0; i < shader->shader.noutput; i++) {
134 if (shader->shader.output[i].name == TGSI_SEMANTIC_POSITION)
135 db_shader_control |= S_02880C_Z_EXPORT_ENABLE(1);
136 if (shader->shader.output[i].name == TGSI_SEMANTIC_STENCIL)
137 db_shader_control |= 0; // XXX OP_VAL or TEST_VAL?
138 }
139 if (shader->shader.uses_kill)
140 db_shader_control |= S_02880C_KILL_ENABLE(1);
141
142 exports_ps = 0;
143 num_cout = 0;
144 for (i = 0; i < shader->shader.noutput; i++) {
145 if (shader->shader.output[i].name == TGSI_SEMANTIC_POSITION ||
146 shader->shader.output[i].name == TGSI_SEMANTIC_STENCIL)
147 exports_ps |= 1;
148 else if (shader->shader.output[i].name == TGSI_SEMANTIC_COLOR) {
149 if (shader->shader.fs_write_all)
150 num_cout = shader->shader.nr_cbufs;
151 else
152 num_cout++;
153 }
154 }
155 if (!exports_ps) {
156 /* always at least export 1 component per pixel */
157 exports_ps = 2;
158 }
159
160 spi_ps_in_control = S_0286D8_NUM_INTERP(ninterp);
161
162 spi_baryc_cntl = 0;
163 if (have_perspective)
164 spi_baryc_cntl |= have_centroid ?
165 S_0286E0_PERSP_CENTROID_CNTL(1) : S_0286E0_PERSP_CENTER_CNTL(1);
166 if (have_linear)
167 spi_baryc_cntl |= have_centroid ?
168 S_0286E0_LINEAR_CENTROID_CNTL(1) : S_0286E0_LINEAR_CENTER_CNTL(1);
169
170 si_pm4_set_reg(pm4, R_0286E0_SPI_BARYC_CNTL, spi_baryc_cntl);
171 spi_ps_input_ena = shader->spi_ps_input_ena;
172 /* we need to enable at least one of them, otherwise we hang the GPU */
173 if (!G_0286CC_PERSP_SAMPLE_ENA(spi_ps_input_ena) &&
174 !G_0286CC_PERSP_CENTER_ENA(spi_ps_input_ena) &&
175 !G_0286CC_PERSP_CENTROID_ENA(spi_ps_input_ena) &&
176 !G_0286CC_PERSP_PULL_MODEL_ENA(spi_ps_input_ena) &&
177 !G_0286CC_LINEAR_SAMPLE_ENA(spi_ps_input_ena) &&
178 !G_0286CC_LINEAR_CENTER_ENA(spi_ps_input_ena) &&
179 !G_0286CC_LINEAR_CENTROID_ENA(spi_ps_input_ena) &&
180 !G_0286CC_LINE_STIPPLE_TEX_ENA(spi_ps_input_ena)) {
181
182 spi_ps_input_ena |= S_0286CC_PERSP_SAMPLE_ENA(1);
183 }
184 si_pm4_set_reg(pm4, R_0286CC_SPI_PS_INPUT_ENA, spi_ps_input_ena);
185 si_pm4_set_reg(pm4, R_0286D0_SPI_PS_INPUT_ADDR, spi_ps_input_ena);
186 si_pm4_set_reg(pm4, R_0286D8_SPI_PS_IN_CONTROL, spi_ps_in_control);
187
188 /* XXX: Depends on Z buffer format? */
189 si_pm4_set_reg(pm4, R_028710_SPI_SHADER_Z_FORMAT, 0);
190
191 va = r600_resource_va(ctx->screen, (void *)shader->bo);
192 si_pm4_add_bo(pm4, shader->bo, RADEON_USAGE_READ);
193 si_pm4_set_reg(pm4, R_00B020_SPI_SHADER_PGM_LO_PS, va >> 8);
194 si_pm4_set_reg(pm4, R_00B024_SPI_SHADER_PGM_HI_PS, va >> 40);
195
196 num_user_sgprs = 6;
197 num_sgprs = shader->num_sgprs;
198 if (num_user_sgprs > num_sgprs)
199 num_sgprs = num_user_sgprs;
200 /* Last 2 reserved SGPRs are used for VCC */
201 num_sgprs += 2;
202 assert(num_sgprs <= 104);
203
204 si_pm4_set_reg(pm4, R_00B028_SPI_SHADER_PGM_RSRC1_PS,
205 S_00B028_VGPRS((shader->num_vgprs - 1) / 4) |
206 S_00B028_SGPRS((num_sgprs - 1) / 8));
207 si_pm4_set_reg(pm4, R_00B02C_SPI_SHADER_PGM_RSRC2_PS,
208 S_00B02C_USER_SGPR(num_user_sgprs));
209
210 si_pm4_set_reg(pm4, R_02880C_DB_SHADER_CONTROL, db_shader_control);
211
212 shader->sprite_coord_enable = rctx->sprite_coord_enable;
213 si_pm4_bind_state(rctx, ps, shader->pm4);
214 }
215
216 /*
217 * Drawing
218 */
219
220 static unsigned si_conv_pipe_prim(unsigned pprim)
221 {
222 static const unsigned prim_conv[] = {
223 [PIPE_PRIM_POINTS] = V_008958_DI_PT_POINTLIST,
224 [PIPE_PRIM_LINES] = V_008958_DI_PT_LINELIST,
225 [PIPE_PRIM_LINE_LOOP] = V_008958_DI_PT_LINELOOP,
226 [PIPE_PRIM_LINE_STRIP] = V_008958_DI_PT_LINESTRIP,
227 [PIPE_PRIM_TRIANGLES] = V_008958_DI_PT_TRILIST,
228 [PIPE_PRIM_TRIANGLE_STRIP] = V_008958_DI_PT_TRISTRIP,
229 [PIPE_PRIM_TRIANGLE_FAN] = V_008958_DI_PT_TRIFAN,
230 [PIPE_PRIM_QUADS] = V_008958_DI_PT_QUADLIST,
231 [PIPE_PRIM_QUAD_STRIP] = V_008958_DI_PT_QUADSTRIP,
232 [PIPE_PRIM_POLYGON] = V_008958_DI_PT_POLYGON,
233 [PIPE_PRIM_LINES_ADJACENCY] = ~0,
234 [PIPE_PRIM_LINE_STRIP_ADJACENCY] = ~0,
235 [PIPE_PRIM_TRIANGLES_ADJACENCY] = ~0,
236 [PIPE_PRIM_TRIANGLE_STRIP_ADJACENCY] = ~0
237 };
238 unsigned result = prim_conv[pprim];
239 if (result == ~0) {
240 R600_ERR("unsupported primitive type %d\n", pprim);
241 }
242 return result;
243 }
244
245 static bool si_update_draw_info_state(struct r600_context *rctx,
246 const struct pipe_draw_info *info)
247 {
248 struct si_pm4_state *pm4 = CALLOC_STRUCT(si_pm4_state);
249 unsigned prim = si_conv_pipe_prim(info->mode);
250 unsigned ls_mask = 0;
251
252 if (pm4 == NULL)
253 return false;
254
255 if (prim == ~0) {
256 FREE(pm4);
257 return false;
258 }
259
260 si_pm4_set_reg(pm4, R_008958_VGT_PRIMITIVE_TYPE, prim);
261 si_pm4_set_reg(pm4, R_028400_VGT_MAX_VTX_INDX, ~0);
262 si_pm4_set_reg(pm4, R_028404_VGT_MIN_VTX_INDX, 0);
263 si_pm4_set_reg(pm4, R_028408_VGT_INDX_OFFSET,
264 info->indexed ? info->index_bias : info->start);
265 si_pm4_set_reg(pm4, R_02840C_VGT_MULTI_PRIM_IB_RESET_INDX, info->restart_index);
266 si_pm4_set_reg(pm4, R_028A94_VGT_MULTI_PRIM_IB_RESET_EN, info->primitive_restart);
267 #if 0
268 si_pm4_set_reg(pm4, R_03CFF0_SQ_VTX_BASE_VTX_LOC, 0);
269 si_pm4_set_reg(pm4, R_03CFF4_SQ_VTX_START_INST_LOC, info->start_instance);
270 #endif
271
272 if (prim == V_008958_DI_PT_LINELIST)
273 ls_mask = 1;
274 else if (prim == V_008958_DI_PT_LINESTRIP)
275 ls_mask = 2;
276 si_pm4_set_reg(pm4, R_028A0C_PA_SC_LINE_STIPPLE,
277 S_028A0C_AUTO_RESET_CNTL(ls_mask) |
278 rctx->pa_sc_line_stipple);
279
280 if (info->mode == PIPE_PRIM_QUADS || info->mode == PIPE_PRIM_QUAD_STRIP || info->mode == PIPE_PRIM_POLYGON) {
281 si_pm4_set_reg(pm4, R_028814_PA_SU_SC_MODE_CNTL,
282 S_028814_PROVOKING_VTX_LAST(1) | rctx->pa_su_sc_mode_cntl);
283 } else {
284 si_pm4_set_reg(pm4, R_028814_PA_SU_SC_MODE_CNTL, rctx->pa_su_sc_mode_cntl);
285 }
286 si_pm4_set_reg(pm4, R_02881C_PA_CL_VS_OUT_CNTL,
287 prim == PIPE_PRIM_POINTS ? rctx->pa_cl_vs_out_cntl : 0
288 /*| (rctx->rasterizer->clip_plane_enable &
289 rctx->vs_shader->shader.clip_dist_write)*/);
290 si_pm4_set_reg(pm4, R_028810_PA_CL_CLIP_CNTL, rctx->pa_cl_clip_cntl
291 /*| (rctx->vs_shader->shader.clip_dist_write ||
292 rctx->vs_shader->shader.vs_prohibit_ucps ?
293 0 : rctx->rasterizer->clip_plane_enable & 0x3F)*/);
294
295 si_pm4_set_state(rctx, draw_info, pm4);
296 return true;
297 }
298
299 static void si_update_alpha_ref(struct r600_context *rctx)
300 {
301 #if 0
302 unsigned alpha_ref;
303 struct r600_pipe_state rstate;
304
305 alpha_ref = rctx->alpha_ref;
306 rstate.nregs = 0;
307 if (rctx->export_16bpc)
308 alpha_ref &= ~0x1FFF;
309 si_pm4_set_reg(&rstate, R_028438_SX_ALPHA_REF, alpha_ref);
310
311 si_pm4_set_state(rctx, TODO, pm4);
312 rctx->alpha_ref_dirty = false;
313 #endif
314 }
315
316 static void si_update_spi_map(struct r600_context *rctx)
317 {
318 struct si_shader *ps = &rctx->ps_shader->current->shader;
319 struct si_shader *vs = &rctx->vs_shader->current->shader;
320 struct si_pm4_state *pm4 = CALLOC_STRUCT(si_pm4_state);
321 unsigned i, j, tmp;
322
323 for (i = 0; i < ps->ninput; i++) {
324 tmp = 0;
325
326 #if 0
327 /* XXX: Flat shading hangs the GPU */
328 if (ps->input[i].name == TGSI_SEMANTIC_POSITION ||
329 ps->input[i].interpolate == TGSI_INTERPOLATE_CONSTANT ||
330 (ps->input[i].interpolate == TGSI_INTERPOLATE_COLOR &&
331 rctx->rasterizer && rctx->rasterizer->flatshade)) {
332 tmp |= S_028644_FLAT_SHADE(1);
333 }
334 #endif
335
336 if (ps->input[i].name == TGSI_SEMANTIC_GENERIC &&
337 rctx->sprite_coord_enable & (1 << ps->input[i].sid)) {
338 tmp |= S_028644_PT_SPRITE_TEX(1);
339 }
340
341 for (j = 0; j < vs->noutput; j++) {
342 if (ps->input[i].name == vs->output[j].name &&
343 ps->input[i].sid == vs->output[j].sid) {
344 tmp |= S_028644_OFFSET(vs->output[j].param_offset);
345 break;
346 }
347 }
348
349 if (j == vs->noutput) {
350 /* No corresponding output found, load defaults into input */
351 tmp |= S_028644_OFFSET(0x20);
352 }
353
354 si_pm4_set_reg(pm4, R_028644_SPI_PS_INPUT_CNTL_0 + i * 4, tmp);
355 }
356
357 si_pm4_set_state(rctx, spi, pm4);
358 }
359
360 static void si_update_derived_state(struct r600_context *rctx)
361 {
362 struct pipe_context * ctx = (struct pipe_context*)rctx;
363 unsigned ps_dirty = 0;
364
365 if (!rctx->blitter->running) {
366 if (rctx->have_depth_fb || rctx->have_depth_texture)
367 si_flush_depth_textures(rctx);
368 }
369
370 si_shader_select(ctx, rctx->ps_shader, &ps_dirty);
371
372 if (rctx->alpha_ref_dirty) {
373 si_update_alpha_ref(rctx);
374 }
375
376 if (!rctx->vs_shader->current->pm4) {
377 si_pipe_shader_vs(ctx, rctx->vs_shader->current);
378 }
379
380 if (!rctx->ps_shader->current->pm4) {
381 si_pipe_shader_ps(ctx, rctx->ps_shader->current);
382 ps_dirty = 0;
383 }
384 if (!rctx->ps_shader->current->bo) {
385 if (!rctx->dummy_pixel_shader->pm4)
386 si_pipe_shader_ps(ctx, rctx->dummy_pixel_shader);
387 else
388 si_pm4_bind_state(rctx, vs, rctx->dummy_pixel_shader->pm4);
389
390 ps_dirty = 0;
391 }
392
393 if (ps_dirty) {
394 si_pm4_bind_state(rctx, ps, rctx->ps_shader->current->pm4);
395 rctx->shader_dirty = true;
396 }
397
398 if (rctx->shader_dirty) {
399 si_update_spi_map(rctx);
400 rctx->shader_dirty = false;
401 }
402 }
403
404 static void si_vertex_buffer_update(struct r600_context *rctx)
405 {
406 struct pipe_context *ctx = &rctx->context;
407 struct si_pm4_state *pm4 = CALLOC_STRUCT(si_pm4_state);
408 bool bound[PIPE_MAX_ATTRIBS] = {};
409 unsigned i, count;
410 uint64_t va;
411
412 si_pm4_inval_vertex_cache(pm4);
413
414 /* bind vertex buffer once */
415 count = rctx->vertex_elements->count;
416 assert(count <= 256 / 4);
417
418 si_pm4_sh_data_begin(pm4);
419 for (i = 0 ; i < count; i++) {
420 struct pipe_vertex_element *ve = &rctx->vertex_elements->elements[i];
421 struct pipe_vertex_buffer *vb;
422 struct si_resource *rbuffer;
423 unsigned offset;
424
425 if (ve->vertex_buffer_index >= rctx->nr_vertex_buffers)
426 continue;
427
428 vb = &rctx->vertex_buffer[ve->vertex_buffer_index];
429 rbuffer = (struct si_resource*)vb->buffer;
430 if (rbuffer == NULL)
431 continue;
432
433 offset = 0;
434 offset += vb->buffer_offset;
435 offset += ve->src_offset;
436
437 va = r600_resource_va(ctx->screen, (void*)rbuffer);
438 va += offset;
439
440 /* Fill in T# buffer resource description */
441 si_pm4_sh_data_add(pm4, va & 0xFFFFFFFF);
442 si_pm4_sh_data_add(pm4, (S_008F04_BASE_ADDRESS_HI(va >> 32) |
443 S_008F04_STRIDE(vb->stride)));
444 si_pm4_sh_data_add(pm4, (vb->buffer->width0 - offset) /
445 MAX2(vb->stride, 1));
446 si_pm4_sh_data_add(pm4, rctx->vertex_elements->rsrc_word3[i]);
447
448 if (!bound[ve->vertex_buffer_index]) {
449 si_pm4_add_bo(pm4, rbuffer, RADEON_USAGE_READ);
450 bound[ve->vertex_buffer_index] = true;
451 }
452 }
453 si_pm4_sh_data_end(pm4, R_00B148_SPI_SHADER_USER_DATA_VS_6);
454 si_pm4_set_state(rctx, vertex_buffers, pm4);
455 }
456
457 static void si_state_draw(struct r600_context *rctx,
458 const struct pipe_draw_info *info,
459 const struct pipe_index_buffer *ib)
460 {
461 struct si_pm4_state *pm4 = CALLOC_STRUCT(si_pm4_state);
462
463 /* queries need some special values
464 * (this is non-zero if any query is active) */
465 if (rctx->num_cs_dw_queries_suspend) {
466 struct si_state_dsa *dsa = rctx->queued.named.dsa;
467
468 si_pm4_set_reg(pm4, R_028004_DB_COUNT_CONTROL,
469 S_028004_PERFECT_ZPASS_COUNTS(1));
470 si_pm4_set_reg(pm4, R_02800C_DB_RENDER_OVERRIDE,
471 dsa->db_render_override |
472 S_02800C_NOOP_CULL_DISABLE(1));
473 }
474
475 /* draw packet */
476 si_pm4_cmd_begin(pm4, PKT3_INDEX_TYPE);
477 if (ib->index_size == 4) {
478 si_pm4_cmd_add(pm4, V_028A7C_VGT_INDEX_32 | (R600_BIG_ENDIAN ?
479 V_028A7C_VGT_DMA_SWAP_32_BIT : 0));
480 } else {
481 si_pm4_cmd_add(pm4, V_028A7C_VGT_INDEX_16 | (R600_BIG_ENDIAN ?
482 V_028A7C_VGT_DMA_SWAP_16_BIT : 0));
483 }
484 si_pm4_cmd_end(pm4, rctx->predicate_drawing);
485
486 si_pm4_cmd_begin(pm4, PKT3_NUM_INSTANCES);
487 si_pm4_cmd_add(pm4, info->instance_count);
488 si_pm4_cmd_end(pm4, rctx->predicate_drawing);
489
490 if (info->indexed) {
491 uint64_t va;
492 va = r600_resource_va(&rctx->screen->screen, ib->buffer);
493 va += ib->offset;
494
495 si_pm4_add_bo(pm4, (struct si_resource *)ib->buffer, RADEON_USAGE_READ);
496 si_pm4_cmd_begin(pm4, PKT3_DRAW_INDEX_2);
497 si_pm4_cmd_add(pm4, (ib->buffer->width0 - ib->offset) /
498 rctx->index_buffer.index_size);
499 si_pm4_cmd_add(pm4, va);
500 si_pm4_cmd_add(pm4, (va >> 32UL) & 0xFF);
501 si_pm4_cmd_add(pm4, info->count);
502 si_pm4_cmd_add(pm4, V_0287F0_DI_SRC_SEL_DMA);
503 si_pm4_cmd_end(pm4, rctx->predicate_drawing);
504 } else {
505 si_pm4_cmd_begin(pm4, PKT3_DRAW_INDEX_AUTO);
506 si_pm4_cmd_add(pm4, info->count);
507 si_pm4_cmd_add(pm4, V_0287F0_DI_SRC_SEL_AUTO_INDEX |
508 (info->count_from_stream_output ?
509 S_0287F0_USE_OPAQUE(1) : 0));
510 si_pm4_cmd_end(pm4, rctx->predicate_drawing);
511 }
512 si_pm4_set_state(rctx, draw, pm4);
513 }
514
515 void si_draw_vbo(struct pipe_context *ctx, const struct pipe_draw_info *info)
516 {
517 struct r600_context *rctx = (struct r600_context *)ctx;
518 struct pipe_index_buffer ib = {};
519 uint32_t cp_coher_cntl;
520
521 if ((!info->count && (info->indexed || !info->count_from_stream_output)) ||
522 (info->indexed && !rctx->index_buffer.buffer)) {
523 return;
524 }
525
526 if (!rctx->ps_shader || !rctx->vs_shader)
527 return;
528
529 si_update_derived_state(rctx);
530 si_vertex_buffer_update(rctx);
531
532 if (info->indexed) {
533 /* Initialize the index buffer struct. */
534 pipe_resource_reference(&ib.buffer, rctx->index_buffer.buffer);
535 ib.index_size = rctx->index_buffer.index_size;
536 ib.offset = rctx->index_buffer.offset + info->start * ib.index_size;
537
538 /* Translate or upload, if needed. */
539 r600_translate_index_buffer(rctx, &ib, info->count);
540
541 if (ib.user_buffer) {
542 r600_upload_index_buffer(rctx, &ib, info->count);
543 }
544
545 } else if (info->count_from_stream_output) {
546 r600_context_draw_opaque_count(rctx, (struct r600_so_target*)info->count_from_stream_output);
547 }
548
549 rctx->vs_shader_so_strides = rctx->vs_shader->current->so_strides;
550
551 if (!si_update_draw_info_state(rctx, info))
552 return;
553
554 si_state_draw(rctx, info, &ib);
555
556 cp_coher_cntl = si_pm4_sync_flags(rctx);
557 if (cp_coher_cntl) {
558 struct si_pm4_state *pm4 = CALLOC_STRUCT(si_pm4_state);
559 si_cmd_surface_sync(pm4, cp_coher_cntl);
560 si_pm4_set_state(rctx, sync, pm4);
561 }
562
563 /* Emit states. */
564 rctx->pm4_dirty_cdwords += si_pm4_dirty_dw(rctx);
565
566 si_need_cs_space(rctx, 0, TRUE);
567
568 si_pm4_emit_dirty(rctx);
569 rctx->pm4_dirty_cdwords = 0;
570
571 #if 0
572 /* Enable stream out if needed. */
573 if (rctx->streamout_start) {
574 r600_context_streamout_begin(rctx);
575 rctx->streamout_start = FALSE;
576 }
577 #endif
578
579
580 rctx->flags |= R600_CONTEXT_DST_CACHES_DIRTY;
581
582 if (rctx->framebuffer.zsbuf)
583 {
584 struct pipe_resource *tex = rctx->framebuffer.zsbuf->texture;
585 ((struct r600_resource_texture *)tex)->dirty_db = TRUE;
586 }
587
588 pipe_resource_reference(&ib.buffer, NULL);
589 }