svga: add a few more resource updates HUD query
[mesa.git] / src / gallium / drivers / svga / svga_context.h
1 /**********************************************************
2 * Copyright 2008-2009 VMware, Inc. All rights reserved.
3 *
4 * Permission is hereby granted, free of charge, to any person
5 * obtaining a copy of this software and associated documentation
6 * files (the "Software"), to deal in the Software without
7 * restriction, including without limitation the rights to use, copy,
8 * modify, merge, publish, distribute, sublicense, and/or sell copies
9 * of the Software, and to permit persons to whom the Software is
10 * furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice shall be
13 * included in all copies or substantial portions of the Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
16 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
17 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
18 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
19 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
20 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
21 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22 * SOFTWARE.
23 *
24 **********************************************************/
25
26 #ifndef SVGA_CONTEXT_H
27 #define SVGA_CONTEXT_H
28
29
30 #include "pipe/p_context.h"
31 #include "pipe/p_defines.h"
32 #include "pipe/p_state.h"
33
34 #include "util/u_blitter.h"
35 #include "util/list.h"
36
37 #include "tgsi/tgsi_scan.h"
38
39 #include "svga_screen.h"
40 #include "svga_state.h"
41 #include "svga_winsys.h"
42 #include "svga_hw_reg.h"
43 #include "svga3d_shaderdefs.h"
44
45
46 /** Non-GPU queries for gallium HUD */
47 /* per-frame counters */
48 #define SVGA_QUERY_NUM_DRAW_CALLS (PIPE_QUERY_DRIVER_SPECIFIC + 0)
49 #define SVGA_QUERY_NUM_FALLBACKS (PIPE_QUERY_DRIVER_SPECIFIC + 1)
50 #define SVGA_QUERY_NUM_FLUSHES (PIPE_QUERY_DRIVER_SPECIFIC + 2)
51 #define SVGA_QUERY_NUM_VALIDATIONS (PIPE_QUERY_DRIVER_SPECIFIC + 3)
52 #define SVGA_QUERY_MAP_BUFFER_TIME (PIPE_QUERY_DRIVER_SPECIFIC + 4)
53 #define SVGA_QUERY_NUM_RESOURCES_MAPPED (PIPE_QUERY_DRIVER_SPECIFIC + 5)
54 #define SVGA_QUERY_NUM_BYTES_UPLOADED (PIPE_QUERY_DRIVER_SPECIFIC + 6)
55 #define SVGA_QUERY_COMMAND_BUFFER_SIZE (PIPE_QUERY_DRIVER_SPECIFIC + 7)
56 #define SVGA_QUERY_FLUSH_TIME (PIPE_QUERY_DRIVER_SPECIFIC + 8)
57 #define SVGA_QUERY_SURFACE_WRITE_FLUSHES (PIPE_QUERY_DRIVER_SPECIFIC + 9)
58 #define SVGA_QUERY_NUM_READBACKS (PIPE_QUERY_DRIVER_SPECIFIC + 10)
59 #define SVGA_QUERY_NUM_RESOURCE_UPDATES (PIPE_QUERY_DRIVER_SPECIFIC + 11)
60 #define SVGA_QUERY_NUM_BUFFER_UPLOADS (PIPE_QUERY_DRIVER_SPECIFIC + 12)
61 #define SVGA_QUERY_NUM_CONST_BUF_UPDATES (PIPE_QUERY_DRIVER_SPECIFIC + 13)
62 #define SVGA_QUERY_NUM_CONST_UPDATES (PIPE_QUERY_DRIVER_SPECIFIC + 14)
63
64 /* running total counters */
65 #define SVGA_QUERY_MEMORY_USED (PIPE_QUERY_DRIVER_SPECIFIC + 15)
66 #define SVGA_QUERY_NUM_SHADERS (PIPE_QUERY_DRIVER_SPECIFIC + 16)
67 #define SVGA_QUERY_NUM_RESOURCES (PIPE_QUERY_DRIVER_SPECIFIC + 17)
68 #define SVGA_QUERY_NUM_STATE_OBJECTS (PIPE_QUERY_DRIVER_SPECIFIC + 18)
69 #define SVGA_QUERY_NUM_SURFACE_VIEWS (PIPE_QUERY_DRIVER_SPECIFIC + 19)
70 #define SVGA_QUERY_NUM_GENERATE_MIPMAP (PIPE_QUERY_DRIVER_SPECIFIC + 20)
71 /*SVGA_QUERY_MAX has to be last because it is size of an array*/
72 #define SVGA_QUERY_MAX (PIPE_QUERY_DRIVER_SPECIFIC + 21)
73
74 /**
75 * Maximum supported number of constant buffers per shader
76 */
77 #define SVGA_MAX_CONST_BUFS 14
78
79 /**
80 * Maximum constant buffer size that can be set in the
81 * DXSetSingleConstantBuffer command is
82 * DX10 constant buffer element count * 4 4-bytes components
83 */
84 #define SVGA_MAX_CONST_BUF_SIZE (4096 * 4 * sizeof(int))
85
86 #define CONST0_UPLOAD_ALIGNMENT 256
87
88 struct draw_vertex_shader;
89 struct draw_fragment_shader;
90 struct svga_shader_variant;
91 struct SVGACmdMemory;
92 struct util_bitmask;
93
94
95 struct svga_cache_context;
96 struct svga_tracked_state;
97
98 struct svga_blend_state {
99 unsigned need_white_fragments:1;
100 unsigned independent_blend_enable:1;
101 unsigned alpha_to_coverage:1;
102 unsigned blend_color_alpha:1; /**< set blend color to alpha value */
103
104 /** Per-render target state */
105 struct {
106 uint8_t writemask;
107
108 boolean blend_enable;
109 uint8_t srcblend;
110 uint8_t dstblend;
111 uint8_t blendeq;
112
113 boolean separate_alpha_blend_enable;
114 uint8_t srcblend_alpha;
115 uint8_t dstblend_alpha;
116 uint8_t blendeq_alpha;
117 } rt[PIPE_MAX_COLOR_BUFS];
118
119 SVGA3dBlendStateId id; /**< vgpu10 */
120 };
121
122 struct svga_depth_stencil_state {
123 unsigned zfunc:8;
124 unsigned zenable:1;
125 unsigned zwriteenable:1;
126
127 unsigned alphatestenable:1;
128 unsigned alphafunc:8;
129
130 struct {
131 unsigned enabled:1;
132 unsigned func:8;
133 unsigned fail:8;
134 unsigned zfail:8;
135 unsigned pass:8;
136 } stencil[2];
137
138 /* SVGA3D has one ref/mask/writemask triple shared between front &
139 * back face stencil. We really need two:
140 */
141 unsigned stencil_mask:8;
142 unsigned stencil_writemask:8;
143
144 float alpharef;
145
146 SVGA3dDepthStencilStateId id; /**< vgpu10 */
147 };
148
149 #define SVGA_UNFILLED_DISABLE 0
150 #define SVGA_UNFILLED_LINE 1
151 #define SVGA_UNFILLED_POINT 2
152
153 #define SVGA_PIPELINE_FLAG_POINTS (1<<PIPE_PRIM_POINTS)
154 #define SVGA_PIPELINE_FLAG_LINES (1<<PIPE_PRIM_LINES)
155 #define SVGA_PIPELINE_FLAG_TRIS (1<<PIPE_PRIM_TRIANGLES)
156
157 struct svga_rasterizer_state {
158 struct pipe_rasterizer_state templ; /* needed for draw module */
159
160 unsigned shademode:8;
161 unsigned cullmode:8;
162 unsigned scissortestenable:1;
163 unsigned multisampleantialias:1;
164 unsigned antialiasedlineenable:1;
165 unsigned lastpixel:1;
166 unsigned pointsprite:1;
167
168 unsigned linepattern;
169
170 float slopescaledepthbias;
171 float depthbias;
172 float pointsize;
173 float linewidth;
174
175 unsigned hw_fillmode:2; /* PIPE_POLYGON_MODE_x */
176
177 /** Which prims do we need help for? Bitmask of (1 << PIPE_PRIM_x) flags */
178 unsigned need_pipeline:16;
179
180 SVGA3dRasterizerStateId id; /**< vgpu10 */
181
182 /** For debugging: */
183 const char* need_pipeline_tris_str;
184 const char* need_pipeline_lines_str;
185 const char* need_pipeline_points_str;
186 };
187
188 struct svga_sampler_state {
189 unsigned mipfilter;
190 unsigned magfilter;
191 unsigned minfilter;
192 unsigned aniso_level;
193 float lod_bias;
194 unsigned addressu;
195 unsigned addressv;
196 unsigned addressw;
197 unsigned bordercolor;
198 unsigned normalized_coords:1;
199 unsigned compare_mode:1;
200 unsigned compare_func:3;
201
202 unsigned min_lod;
203 unsigned view_min_lod;
204 unsigned view_max_lod;
205
206 SVGA3dSamplerId id;
207 };
208
209
210 struct svga_pipe_sampler_view
211 {
212 struct pipe_sampler_view base;
213
214 SVGA3dShaderResourceViewId id;
215 };
216
217
218 static inline struct svga_pipe_sampler_view *
219 svga_pipe_sampler_view(struct pipe_sampler_view *v)
220 {
221 return (struct svga_pipe_sampler_view *) v;
222 }
223
224
225 struct svga_velems_state {
226 unsigned count;
227 struct pipe_vertex_element velem[PIPE_MAX_ATTRIBS];
228 SVGA3dDeclType decl_type[PIPE_MAX_ATTRIBS]; /**< vertex attrib formats */
229
230 /** Bitmasks indicating which attributes need format conversion */
231 unsigned adjust_attrib_range; /**< range adjustment */
232 unsigned attrib_is_pure_int; /**< pure int */
233 unsigned adjust_attrib_w_1; /**< set w = 1 */
234 unsigned adjust_attrib_itof; /**< int->float */
235 unsigned adjust_attrib_utof; /**< uint->float */
236 unsigned attrib_is_bgra; /**< R / B swizzling */
237 unsigned attrib_puint_to_snorm; /**< 10_10_10_2 packed uint -> snorm */
238 unsigned attrib_puint_to_uscaled; /**< 10_10_10_2 packed uint -> uscaled */
239 unsigned attrib_puint_to_sscaled; /**< 10_10_10_2 packed uint -> sscaled */
240
241 boolean need_swvfetch;
242
243 SVGA3dElementLayoutId id; /**< VGPU10 */
244 };
245
246 /* Use to calculate differences between state emitted to hardware and
247 * current driver-calculated state.
248 */
249 struct svga_state
250 {
251 const struct svga_blend_state *blend;
252 const struct svga_depth_stencil_state *depth;
253 const struct svga_rasterizer_state *rast;
254 const struct svga_sampler_state *sampler[PIPE_SHADER_TYPES][PIPE_MAX_SAMPLERS];
255 const struct svga_velems_state *velems;
256
257 struct pipe_sampler_view *sampler_views[PIPE_SHADER_TYPES][PIPE_MAX_SAMPLERS]; /* or texture ID's? */
258 struct svga_fragment_shader *fs;
259 struct svga_vertex_shader *vs;
260 struct svga_geometry_shader *user_gs; /* user-specified GS */
261 struct svga_geometry_shader *gs; /* derived GS */
262
263 struct pipe_vertex_buffer vb[PIPE_MAX_ATTRIBS];
264 struct pipe_index_buffer ib;
265 /** Constant buffers for each shader.
266 * The size should probably always match with that of
267 * svga_shader_emitter_v10.num_shader_consts.
268 */
269 struct pipe_constant_buffer constbufs[PIPE_SHADER_TYPES][SVGA_MAX_CONST_BUFS];
270
271 struct pipe_framebuffer_state framebuffer;
272 float depthscale;
273
274 /* Hack to limit the number of different render targets between
275 * flushes. Helps avoid blowing out our surface cache in EXA.
276 */
277 int nr_fbs;
278
279 struct pipe_poly_stipple poly_stipple;
280 struct pipe_scissor_state scissor;
281 struct pipe_blend_color blend_color;
282 struct pipe_stencil_ref stencil_ref;
283 struct pipe_clip_state clip;
284 struct pipe_viewport_state viewport;
285
286 unsigned num_samplers[PIPE_SHADER_TYPES];
287 unsigned num_sampler_views[PIPE_SHADER_TYPES];
288 unsigned num_vertex_buffers;
289 unsigned reduced_prim;
290
291 struct {
292 unsigned flag_1d;
293 unsigned flag_srgb;
294 } tex_flags;
295
296 unsigned sample_mask;
297 };
298
299 struct svga_prescale {
300 float translate[4];
301 float scale[4];
302 boolean enabled;
303 };
304
305
306 /* Updated by calling svga_update_state( SVGA_STATE_HW_CLEAR )
307 */
308 struct svga_hw_clear_state
309 {
310 SVGA3dRect viewport;
311
312 struct {
313 float zmin, zmax;
314 } depthrange;
315
316 struct pipe_framebuffer_state framebuffer;
317 struct svga_prescale prescale;
318 };
319
320 struct svga_hw_view_state
321 {
322 struct pipe_resource *texture;
323 struct svga_sampler_view *v;
324 unsigned min_lod;
325 unsigned max_lod;
326 boolean dirty;
327 };
328
329 /* Updated by calling svga_update_state( SVGA_STATE_HW_DRAW )
330 */
331 struct svga_hw_draw_state
332 {
333 unsigned rs[SVGA3D_RS_MAX];
334 unsigned ts[SVGA3D_PIXEL_SAMPLERREG_MAX][SVGA3D_TS_MAX];
335 float cb[PIPE_SHADER_TYPES][SVGA3D_CONSTREG_MAX][4];
336
337 struct svga_shader_variant *fs;
338 struct svga_shader_variant *vs;
339 struct svga_shader_variant *gs;
340 struct svga_hw_view_state views[PIPE_MAX_SAMPLERS];
341 unsigned num_views;
342 struct pipe_resource *constbuf[PIPE_SHADER_TYPES];
343
344 /* Bitmask of enabled constant bufffers */
345 unsigned enabled_constbufs[PIPE_SHADER_TYPES];
346
347 /* VGPU10 HW state (used to prevent emitting redundant state) */
348 SVGA3dDepthStencilStateId depth_stencil_id;
349 unsigned stencil_ref;
350 SVGA3dBlendStateId blend_id;
351 float blend_factor[4];
352 unsigned blend_sample_mask;
353 SVGA3dRasterizerStateId rasterizer_id;
354 SVGA3dElementLayoutId layout_id;
355 SVGA3dPrimitiveType topology;
356
357 /** Vertex buffer state */
358 SVGA3dVertexBuffer vbuffers[PIPE_MAX_ATTRIBS];
359 struct svga_winsys_surface *vbuffer_handles[PIPE_MAX_ATTRIBS];
360 unsigned num_vbuffers;
361
362 struct svga_winsys_surface *ib; /**< index buffer for drawing */
363 SVGA3dSurfaceFormat ib_format;
364 unsigned ib_offset;
365
366 unsigned num_samplers[PIPE_SHADER_TYPES];
367 SVGA3dSamplerId samplers[PIPE_SHADER_TYPES][PIPE_MAX_SAMPLERS];
368
369 /* used for rebinding */
370 unsigned num_sampler_views[PIPE_SHADER_TYPES];
371 unsigned default_constbuf_size[PIPE_SHADER_TYPES];
372 };
373
374
375 /* Updated by calling svga_update_state( SVGA_STATE_NEED_SWTNL )
376 */
377 struct svga_sw_state
378 {
379 /* which parts we need */
380 boolean need_swvfetch;
381 boolean need_pipeline;
382 boolean need_swtnl;
383
384 /* Flag to make sure that need sw is on while
385 * updating state within a swtnl call.
386 */
387 boolean in_swtnl_draw;
388 };
389
390
391 /* Queue some state updates (like rss) and submit them to hardware in
392 * a single packet.
393 */
394 struct svga_hw_queue;
395
396 struct svga_query;
397 struct svga_qmem_alloc_entry;
398
399 struct svga_context
400 {
401 struct pipe_context pipe;
402 struct svga_winsys_context *swc;
403 struct blitter_context *blitter;
404 struct u_upload_mgr *const0_upload;
405
406 struct {
407 boolean no_swtnl;
408 boolean force_swtnl;
409 boolean use_min_mipmap;
410
411 /* incremented for each shader */
412 unsigned shader_id;
413
414 unsigned disable_shader;
415
416 boolean no_line_width;
417 boolean force_hw_line_stipple;
418
419 /** To report perf/conformance/etc issues to the state tracker */
420 struct pipe_debug_callback callback;
421 } debug;
422
423 struct {
424 struct draw_context *draw;
425 struct vbuf_render *backend;
426 unsigned hw_prim;
427 boolean new_vbuf;
428 boolean new_vdecl;
429 } swtnl;
430
431 /* Bitmask of blend state objects IDs */
432 struct util_bitmask *blend_object_id_bm;
433
434 /* Bitmask of depth/stencil state objects IDs */
435 struct util_bitmask *ds_object_id_bm;
436
437 /* Bitmaks of input element object IDs */
438 struct util_bitmask *input_element_object_id_bm;
439
440 /* Bitmask of rasterizer object IDs */
441 struct util_bitmask *rast_object_id_bm;
442
443 /* Bitmask of sampler state objects IDs */
444 struct util_bitmask *sampler_object_id_bm;
445
446 /* Bitmask of sampler view IDs */
447 struct util_bitmask *sampler_view_id_bm;
448
449 /* Bitmask of used shader IDs */
450 struct util_bitmask *shader_id_bm;
451
452 /* Bitmask of used surface view IDs */
453 struct util_bitmask *surface_view_id_bm;
454
455 /* Bitmask of used stream output IDs */
456 struct util_bitmask *stream_output_id_bm;
457
458 /* Bitmask of used query IDs */
459 struct util_bitmask *query_id_bm;
460
461 struct {
462 unsigned dirty[SVGA_STATE_MAX];
463
464 /** bitmasks of which const buffers are changed */
465 unsigned dirty_constbufs[PIPE_SHADER_TYPES];
466
467 unsigned texture_timestamp;
468
469 /*
470 */
471 struct svga_sw_state sw;
472 struct svga_hw_draw_state hw_draw;
473 struct svga_hw_clear_state hw_clear;
474 } state;
475
476 struct svga_state curr; /* state from the state tracker */
477 unsigned dirty; /* statechanges since last update_state() */
478
479 union {
480 struct {
481 unsigned rendertargets:1;
482 unsigned texture_samplers:1;
483 unsigned constbufs:1;
484 unsigned vs:1;
485 unsigned fs:1;
486 unsigned gs:1;
487 unsigned query:1;
488 } flags;
489 unsigned val;
490 } rebind;
491
492 struct svga_hwtnl *hwtnl;
493
494 /** Queries states */
495 struct svga_winsys_gb_query *gb_query; /**< gb query object, one per context */
496 unsigned gb_query_len; /**< gb query object size */
497 struct util_bitmask *gb_query_alloc_mask; /**< gb query object allocation mask */
498 struct svga_qmem_alloc_entry *gb_query_map[SVGA_QUERY_MAX];
499 /**< query mem block mapping */
500 struct svga_query *sq[SVGA_QUERY_MAX]; /**< queries currently in progress */
501
502 /** List of buffers with queued transfers */
503 struct list_head dirty_buffers;
504
505 /** performance / info queries for HUD */
506 struct {
507 uint64_t num_draw_calls; /**< SVGA_QUERY_DRAW_CALLS */
508 uint64_t num_fallbacks; /**< SVGA_QUERY_NUM_FALLBACKS */
509 uint64_t num_flushes; /**< SVGA_QUERY_NUM_FLUSHES */
510 uint64_t num_validations; /**< SVGA_QUERY_NUM_VALIDATIONS */
511 uint64_t map_buffer_time; /**< SVGA_QUERY_MAP_BUFFER_TIME */
512 uint64_t num_resources_mapped; /**< SVGA_QUERY_NUM_RESOURCES_MAPPED */
513 uint64_t command_buffer_size; /**< SVGA_QUERY_COMMAND_BUFFER_SIZE */
514 uint64_t flush_time; /**< SVGA_QUERY_FLUSH_TIME */
515 uint64_t surface_write_flushes; /**< SVGA_QUERY_SURFACE_WRITE_FLUSHES */
516 uint64_t num_readbacks; /**< SVGA_QUERY_NUM_READBACKS */
517 uint64_t num_resource_updates; /**< SVGA_QUERY_NUM_RESOURCE_UPDATES */
518 uint64_t num_buffer_uploads; /**< SVGA_QUERY_NUM_BUFFER_UPLOADS */
519 uint64_t num_const_buf_updates; /**< SVGA_QUERY_NUM_CONST_BUF_UPDATES */
520 uint64_t num_const_updates; /**< SVGA_QUERY_NUM_CONST_UPDATES */
521 uint64_t num_shaders; /**< SVGA_QUERY_NUM_SHADERS */
522 uint64_t num_state_objects; /**< SVGA_QUERY_NUM_STATE_OBJECTS */
523 uint64_t num_surface_views; /**< SVGA_QUERY_NUM_SURFACE_VIEWS */
524 uint64_t num_bytes_uploaded; /**< SVGA_QUERY_NUM_BYTES_UPLOADED */
525 uint64_t num_generate_mipmap; /**< SVGA_QUERY_NUM_GENERATE_MIPMAP */
526 } hud;
527
528 /** The currently bound stream output targets */
529 unsigned num_so_targets;
530 struct svga_winsys_surface *so_surfaces[SVGA3D_DX_MAX_SOTARGETS];
531 struct pipe_stream_output_target *so_targets[SVGA3D_DX_MAX_SOTARGETS];
532 struct svga_stream_output *current_so;
533
534 /** A blend state with blending disabled, for falling back to when blending
535 * is illegal (e.g. an integer texture is bound)
536 */
537 struct svga_blend_state *noop_blend;
538
539 struct {
540 struct pipe_resource *texture;
541 struct svga_pipe_sampler_view *sampler_view;
542 void *sampler;
543 } polygon_stipple;
544
545 /** Alternate rasterizer states created for point sprite */
546 struct svga_rasterizer_state *rasterizer_no_cull[2];
547 };
548
549 /* A flag for each state_tracker state object:
550 */
551 #define SVGA_NEW_BLEND 0x1
552 #define SVGA_NEW_DEPTH_STENCIL_ALPHA 0x2
553 #define SVGA_NEW_RAST 0x4
554 #define SVGA_NEW_SAMPLER 0x8
555 #define SVGA_NEW_TEXTURE 0x10
556 #define SVGA_NEW_VBUFFER 0x20
557 #define SVGA_NEW_VELEMENT 0x40
558 #define SVGA_NEW_FS 0x80
559 #define SVGA_NEW_VS 0x100
560 #define SVGA_NEW_FS_CONST_BUFFER 0x200
561 #define SVGA_NEW_VS_CONST_BUFFER 0x400
562 #define SVGA_NEW_FRAME_BUFFER 0x800
563 #define SVGA_NEW_STIPPLE 0x1000
564 #define SVGA_NEW_SCISSOR 0x2000
565 #define SVGA_NEW_BLEND_COLOR 0x4000
566 #define SVGA_NEW_CLIP 0x8000
567 #define SVGA_NEW_VIEWPORT 0x10000
568 #define SVGA_NEW_PRESCALE 0x20000
569 #define SVGA_NEW_REDUCED_PRIMITIVE 0x40000
570 #define SVGA_NEW_TEXTURE_BINDING 0x80000
571 #define SVGA_NEW_NEED_PIPELINE 0x100000
572 #define SVGA_NEW_NEED_SWVFETCH 0x200000
573 #define SVGA_NEW_NEED_SWTNL 0x400000
574 #define SVGA_NEW_FS_VARIANT 0x800000
575 #define SVGA_NEW_VS_VARIANT 0x1000000
576 #define SVGA_NEW_TEXTURE_FLAGS 0x4000000
577 #define SVGA_NEW_STENCIL_REF 0x8000000
578 #define SVGA_NEW_GS 0x10000000
579 #define SVGA_NEW_GS_CONST_BUFFER 0x20000000
580 #define SVGA_NEW_GS_VARIANT 0x40000000
581
582
583
584
585 /***********************************************************************
586 * svga_clear.c:
587 */
588 void svga_clear(struct pipe_context *pipe,
589 unsigned buffers,
590 const union pipe_color_union *color,
591 double depth,
592 unsigned stencil);
593
594
595 /***********************************************************************
596 * svga_screen_texture.c:
597 */
598 void svga_mark_surfaces_dirty(struct svga_context *svga);
599
600
601
602
603 void svga_init_state_functions( struct svga_context *svga );
604 void svga_init_flush_functions( struct svga_context *svga );
605 void svga_init_string_functions( struct svga_context *svga );
606 void svga_init_blit_functions(struct svga_context *svga);
607
608 void svga_init_blend_functions( struct svga_context *svga );
609 void svga_init_depth_stencil_functions( struct svga_context *svga );
610 void svga_init_misc_functions( struct svga_context *svga );
611 void svga_init_rasterizer_functions( struct svga_context *svga );
612 void svga_init_sampler_functions( struct svga_context *svga );
613 void svga_init_fs_functions( struct svga_context *svga );
614 void svga_init_vs_functions( struct svga_context *svga );
615 void svga_init_gs_functions( struct svga_context *svga );
616 void svga_init_vertex_functions( struct svga_context *svga );
617 void svga_init_constbuffer_functions( struct svga_context *svga );
618 void svga_init_draw_functions( struct svga_context *svga );
619 void svga_init_query_functions( struct svga_context *svga );
620 void svga_init_surface_functions(struct svga_context *svga);
621 void svga_init_stream_output_functions( struct svga_context *svga );
622
623 void svga_cleanup_vertex_state( struct svga_context *svga );
624 void svga_cleanup_tss_binding( struct svga_context *svga );
625 void svga_cleanup_framebuffer( struct svga_context *svga );
626
627 void svga_context_flush( struct svga_context *svga,
628 struct pipe_fence_handle **pfence );
629
630 void svga_context_finish(struct svga_context *svga);
631
632 void svga_hwtnl_flush_retry( struct svga_context *svga );
633 void svga_hwtnl_flush_buffer( struct svga_context *svga,
634 struct pipe_resource *buffer );
635
636 void svga_surfaces_flush(struct svga_context *svga);
637
638 struct pipe_context *
639 svga_context_create(struct pipe_screen *screen,
640 void *priv, unsigned flags);
641
642
643 /***********************************************************************
644 * Inline conversion functions. These are better-typed than the
645 * macros used previously:
646 */
647 static inline struct svga_context *
648 svga_context( struct pipe_context *pipe )
649 {
650 return (struct svga_context *)pipe;
651 }
652
653
654 static inline boolean
655 svga_have_gb_objects(const struct svga_context *svga)
656 {
657 return svga_screen(svga->pipe.screen)->sws->have_gb_objects;
658 }
659
660 static inline boolean
661 svga_have_gb_dma(const struct svga_context *svga)
662 {
663 return svga_screen(svga->pipe.screen)->sws->have_gb_dma;
664 }
665
666 static inline boolean
667 svga_have_vgpu10(const struct svga_context *svga)
668 {
669 return svga_screen(svga->pipe.screen)->sws->have_vgpu10;
670 }
671
672 static inline boolean
673 svga_need_to_rebind_resources(const struct svga_context *svga)
674 {
675 return svga_screen(svga->pipe.screen)->sws->need_to_rebind_resources;
676 }
677
678 static inline boolean
679 svga_rects_equal(const SVGA3dRect *r1, const SVGA3dRect *r2)
680 {
681 return memcmp(r1, r2, sizeof(*r1)) == 0;
682 }
683
684 #endif