projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
svga: check svga_have_vgpu10() in svga_delete_blend_state()
[mesa.git] / src / gallium / drivers / svga / svga_format.c
1 /**********************************************************
2 * Copyright 2011 VMware, Inc. All rights reserved.
3 *
4 * Permission is hereby granted, free of charge, to any person
5 * obtaining a copy of this software and associated documentation
6 * files (the "Software"), to deal in the Software without
7 * restriction, including without limitation the rights to use, copy,
8 * modify, merge, publish, distribute, sublicense, and/or sell copies
9 * of the Software, and to permit persons to whom the Software is
10 * furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice shall be
13 * included in all copies or substantial portions of the Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
16 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
17 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
18 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
19 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
20 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
21 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22 * SOFTWARE.
23 *
24 **********************************************************/
25
26
27 #include "pipe/p_format.h"
28 #include "util/u_debug.h"
29 #include "util/u_format.h"
30 #include "util/u_memory.h"
31
32 #include "svga_winsys.h"
33 #include "svga_screen.h"
34 #include "svga_format.h"
35
36
37 /** Describes mapping from gallium formats to SVGA vertex/pixel formats */
38 struct vgpu10_format_entry
39 {
40 enum pipe_format pformat;
41 SVGA3dSurfaceFormat vertex_format;
42 SVGA3dSurfaceFormat pixel_format;
43 unsigned flags;
44 };
45
46 struct format_compat_entry
47 {
48 enum pipe_format pformat;
49 const SVGA3dSurfaceFormat *compat_format;
50 };
51
52
53 /**
54 * Table mapping Gallium formats to SVGA3d vertex/pixel formats.
55 * Note: the table is ordered according to PIPE_FORMAT_x order.
56 */
57 static const struct vgpu10_format_entry format_conversion_table[] =
58 {
59 /* Gallium format SVGA3D vertex format SVGA3D pixel format Flags */
60 { PIPE_FORMAT_NONE, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
61 { PIPE_FORMAT_B8G8R8A8_UNORM, SVGA3D_B8G8R8A8_UNORM, SVGA3D_B8G8R8A8_UNORM, TF_GEN_MIPS },
62 { PIPE_FORMAT_B8G8R8X8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_B8G8R8X8_UNORM, TF_GEN_MIPS },
63 { PIPE_FORMAT_A8R8G8B8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
64 { PIPE_FORMAT_X8R8G8B8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
65 { PIPE_FORMAT_B5G5R5A1_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_B5G5R5A1_UNORM, TF_GEN_MIPS },
66 { PIPE_FORMAT_B4G4R4A4_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
67 { PIPE_FORMAT_B5G6R5_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_B5G6R5_UNORM, TF_GEN_MIPS },
68 { PIPE_FORMAT_R10G10B10A2_UNORM, SVGA3D_R10G10B10A2_UNORM, SVGA3D_R10G10B10A2_UNORM, TF_GEN_MIPS },
69 { PIPE_FORMAT_L8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
70 { PIPE_FORMAT_A8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_A8_UNORM, TF_GEN_MIPS },
71 { PIPE_FORMAT_I8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
72 { PIPE_FORMAT_L8A8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
73 { PIPE_FORMAT_L16_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
74 { PIPE_FORMAT_UYVY, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
75 { PIPE_FORMAT_YUYV, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
76 { PIPE_FORMAT_Z16_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_D16_UNORM, 0 },
77 { PIPE_FORMAT_Z32_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
78 { PIPE_FORMAT_Z32_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_D32_FLOAT, 0 },
79 { PIPE_FORMAT_Z24_UNORM_S8_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_D24_UNORM_S8_UINT, 0 },
80 { PIPE_FORMAT_S8_UINT_Z24_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
81 { PIPE_FORMAT_Z24X8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_D24_UNORM_S8_UINT, 0 },
82 { PIPE_FORMAT_X8Z24_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
83 { PIPE_FORMAT_S8_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
84 { PIPE_FORMAT_R64_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
85 { PIPE_FORMAT_R64G64_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
86 { PIPE_FORMAT_R64G64B64_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
87 { PIPE_FORMAT_R64G64B64A64_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
88 { PIPE_FORMAT_R32_FLOAT, SVGA3D_R32_FLOAT, SVGA3D_R32_FLOAT, TF_GEN_MIPS },
89 { PIPE_FORMAT_R32G32_FLOAT, SVGA3D_R32G32_FLOAT, SVGA3D_R32G32_FLOAT, TF_GEN_MIPS },
90 { PIPE_FORMAT_R32G32B32_FLOAT, SVGA3D_R32G32B32_FLOAT, SVGA3D_R32G32B32_FLOAT, TF_GEN_MIPS },
91 { PIPE_FORMAT_R32G32B32A32_FLOAT, SVGA3D_R32G32B32A32_FLOAT, SVGA3D_R32G32B32A32_FLOAT, TF_GEN_MIPS },
92 { PIPE_FORMAT_R32_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
93 { PIPE_FORMAT_R32G32_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
94 { PIPE_FORMAT_R32G32B32_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
95 { PIPE_FORMAT_R32G32B32A32_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
96 { PIPE_FORMAT_R32_USCALED, SVGA3D_R32_UINT, SVGA3D_FORMAT_INVALID, VF_U_TO_F_CAST },
97 { PIPE_FORMAT_R32G32_USCALED, SVGA3D_R32G32_UINT, SVGA3D_FORMAT_INVALID, VF_U_TO_F_CAST },
98 { PIPE_FORMAT_R32G32B32_USCALED, SVGA3D_R32G32B32_UINT, SVGA3D_FORMAT_INVALID, VF_U_TO_F_CAST },
99 { PIPE_FORMAT_R32G32B32A32_USCALED, SVGA3D_R32G32B32A32_UINT, SVGA3D_FORMAT_INVALID, VF_U_TO_F_CAST },
100 { PIPE_FORMAT_R32_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
101 { PIPE_FORMAT_R32G32_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
102 { PIPE_FORMAT_R32G32B32_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
103 { PIPE_FORMAT_R32G32B32A32_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
104 { PIPE_FORMAT_R32_SSCALED, SVGA3D_R32_SINT, SVGA3D_FORMAT_INVALID, VF_I_TO_F_CAST },
105 { PIPE_FORMAT_R32G32_SSCALED, SVGA3D_R32G32_SINT, SVGA3D_FORMAT_INVALID, VF_I_TO_F_CAST },
106 { PIPE_FORMAT_R32G32B32_SSCALED, SVGA3D_R32G32B32_SINT, SVGA3D_FORMAT_INVALID, VF_I_TO_F_CAST },
107 { PIPE_FORMAT_R32G32B32A32_SSCALED, SVGA3D_R32G32B32A32_SINT, SVGA3D_FORMAT_INVALID, VF_I_TO_F_CAST },
108 { PIPE_FORMAT_R16_UNORM, SVGA3D_R16_UNORM, SVGA3D_R16_UNORM, TF_GEN_MIPS },
109 { PIPE_FORMAT_R16G16_UNORM, SVGA3D_R16G16_UNORM, SVGA3D_R16G16_UNORM, TF_GEN_MIPS },
110 { PIPE_FORMAT_R16G16B16_UNORM, SVGA3D_R16G16B16A16_UNORM, SVGA3D_FORMAT_INVALID, VF_W_TO_1 },
111 { PIPE_FORMAT_R16G16B16A16_UNORM, SVGA3D_R16G16B16A16_UNORM, SVGA3D_R16G16B16A16_UNORM, TF_GEN_MIPS },
112 { PIPE_FORMAT_R16_USCALED, SVGA3D_R16_UINT, SVGA3D_FORMAT_INVALID, VF_U_TO_F_CAST },
113 { PIPE_FORMAT_R16G16_USCALED, SVGA3D_R16G16_UINT, SVGA3D_FORMAT_INVALID, VF_U_TO_F_CAST },
114 { PIPE_FORMAT_R16G16B16_USCALED, SVGA3D_R16G16B16A16_UINT, SVGA3D_FORMAT_INVALID, VF_W_TO_1 | VF_U_TO_F_CAST },
115 { PIPE_FORMAT_R16G16B16A16_USCALED, SVGA3D_R16G16B16A16_UINT, SVGA3D_FORMAT_INVALID, VF_U_TO_F_CAST },
116 { PIPE_FORMAT_R16_SNORM, SVGA3D_R16_SNORM, SVGA3D_R16_SNORM, 0 },
117 { PIPE_FORMAT_R16G16_SNORM, SVGA3D_R16G16_SNORM, SVGA3D_R16G16_SNORM, 0 },
118 { PIPE_FORMAT_R16G16B16_SNORM, SVGA3D_R16G16B16A16_SNORM, SVGA3D_FORMAT_INVALID, VF_W_TO_1 },
119 { PIPE_FORMAT_R16G16B16A16_SNORM, SVGA3D_R16G16B16A16_SNORM, SVGA3D_R16G16B16A16_SNORM, 0 },
120 { PIPE_FORMAT_R16_SSCALED, SVGA3D_R16_SINT, SVGA3D_FORMAT_INVALID, VF_I_TO_F_CAST },
121 { PIPE_FORMAT_R16G16_SSCALED, SVGA3D_R16G16_SINT, SVGA3D_FORMAT_INVALID, VF_I_TO_F_CAST },
122 { PIPE_FORMAT_R16G16B16_SSCALED, SVGA3D_R16G16B16A16_SINT, SVGA3D_FORMAT_INVALID, VF_W_TO_1 | VF_I_TO_F_CAST },
123 { PIPE_FORMAT_R16G16B16A16_SSCALED, SVGA3D_R16G16B16A16_SINT, SVGA3D_FORMAT_INVALID, VF_I_TO_F_CAST },
124 { PIPE_FORMAT_R8_UNORM, SVGA3D_R8_UNORM, SVGA3D_R8_UNORM, TF_GEN_MIPS },
125 { PIPE_FORMAT_R8G8_UNORM, SVGA3D_R8G8_UNORM, SVGA3D_R8G8_UNORM, TF_GEN_MIPS },
126 { PIPE_FORMAT_R8G8B8_UNORM, SVGA3D_R8G8B8A8_UNORM, SVGA3D_FORMAT_INVALID, VF_W_TO_1 },
127 { PIPE_FORMAT_R8G8B8A8_UNORM, SVGA3D_R8G8B8A8_UNORM, SVGA3D_R8G8B8A8_UNORM, TF_GEN_MIPS },
128 { PIPE_FORMAT_X8B8G8R8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
129 { PIPE_FORMAT_R8_USCALED, SVGA3D_R8_UINT, SVGA3D_FORMAT_INVALID, VF_U_TO_F_CAST },
130 { PIPE_FORMAT_R8G8_USCALED, SVGA3D_R8G8_UINT, SVGA3D_FORMAT_INVALID, VF_U_TO_F_CAST },
131 { PIPE_FORMAT_R8G8B8_USCALED, SVGA3D_R8G8B8A8_UINT, SVGA3D_FORMAT_INVALID, VF_W_TO_1 | VF_U_TO_F_CAST },
132 { PIPE_FORMAT_R8G8B8A8_USCALED, SVGA3D_R8G8B8A8_UINT, SVGA3D_FORMAT_INVALID, VF_U_TO_F_CAST },
133 { 73, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
134 { PIPE_FORMAT_R8_SNORM, SVGA3D_R8_SNORM, SVGA3D_R8_SNORM, 0 },
135 { PIPE_FORMAT_R8G8_SNORM, SVGA3D_R8G8_SNORM, SVGA3D_R8G8_SNORM, 0 },
136 { PIPE_FORMAT_R8G8B8_SNORM, SVGA3D_R8G8B8A8_SNORM, SVGA3D_FORMAT_INVALID, VF_W_TO_1 },
137 { PIPE_FORMAT_R8G8B8A8_SNORM, SVGA3D_R8G8B8A8_SNORM, SVGA3D_R8G8B8A8_SNORM, 0 },
138 { 78, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
139 { 79, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
140 { 80, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
141 { 81, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
142 { PIPE_FORMAT_R8_SSCALED, SVGA3D_R8_SINT, SVGA3D_FORMAT_INVALID, VF_I_TO_F_CAST },
143 { PIPE_FORMAT_R8G8_SSCALED, SVGA3D_R8G8_SINT, SVGA3D_FORMAT_INVALID, VF_I_TO_F_CAST },
144 { PIPE_FORMAT_R8G8B8_SSCALED, SVGA3D_R8G8B8A8_SINT, SVGA3D_FORMAT_INVALID, VF_W_TO_1 | VF_I_TO_F_CAST },
145 { PIPE_FORMAT_R8G8B8A8_SSCALED, SVGA3D_R8G8B8A8_SINT, SVGA3D_FORMAT_INVALID, VF_I_TO_F_CAST },
146 { 86, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
147 { PIPE_FORMAT_R32_FIXED, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
148 { PIPE_FORMAT_R32G32_FIXED, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
149 { PIPE_FORMAT_R32G32B32_FIXED, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
150 { PIPE_FORMAT_R32G32B32A32_FIXED, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
151 { PIPE_FORMAT_R16_FLOAT, SVGA3D_R16_FLOAT, SVGA3D_R16_FLOAT, TF_GEN_MIPS },
152 { PIPE_FORMAT_R16G16_FLOAT, SVGA3D_R16G16_FLOAT, SVGA3D_R16G16_FLOAT, TF_GEN_MIPS },
153 { PIPE_FORMAT_R16G16B16_FLOAT, SVGA3D_R16G16B16A16_FLOAT, SVGA3D_FORMAT_INVALID, VF_W_TO_1 },
154 { PIPE_FORMAT_R16G16B16A16_FLOAT, SVGA3D_R16G16B16A16_FLOAT, SVGA3D_R16G16B16A16_FLOAT, TF_GEN_MIPS },
155 { PIPE_FORMAT_L8_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
156 { PIPE_FORMAT_L8A8_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
157 { PIPE_FORMAT_R8G8B8_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
158 { PIPE_FORMAT_A8B8G8R8_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
159 { PIPE_FORMAT_X8B8G8R8_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
160 { PIPE_FORMAT_B8G8R8A8_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_B8G8R8A8_UNORM_SRGB, TF_GEN_MIPS },
161 { PIPE_FORMAT_B8G8R8X8_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_B8G8R8X8_UNORM_SRGB, TF_GEN_MIPS },
162 { PIPE_FORMAT_A8R8G8B8_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
163 { PIPE_FORMAT_X8R8G8B8_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
164 { PIPE_FORMAT_R8G8B8A8_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_R8G8B8A8_UNORM_SRGB, TF_GEN_MIPS },
165 { PIPE_FORMAT_DXT1_RGB, SVGA3D_FORMAT_INVALID, SVGA3D_BC1_UNORM, 0 },
166 { PIPE_FORMAT_DXT1_RGBA, SVGA3D_FORMAT_INVALID, SVGA3D_BC1_UNORM, 0 },
167 { PIPE_FORMAT_DXT3_RGBA, SVGA3D_FORMAT_INVALID, SVGA3D_BC2_UNORM, 0 },
168 { PIPE_FORMAT_DXT5_RGBA, SVGA3D_FORMAT_INVALID, SVGA3D_BC3_UNORM, 0 },
169 { PIPE_FORMAT_DXT1_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_BC1_UNORM_SRGB, 0 },
170 { PIPE_FORMAT_DXT1_SRGBA, SVGA3D_FORMAT_INVALID, SVGA3D_BC1_UNORM_SRGB, 0 },
171 { PIPE_FORMAT_DXT3_SRGBA, SVGA3D_FORMAT_INVALID, SVGA3D_BC2_UNORM_SRGB, 0 },
172 { PIPE_FORMAT_DXT5_SRGBA, SVGA3D_FORMAT_INVALID, SVGA3D_BC3_UNORM_SRGB, 0 },
173 { PIPE_FORMAT_RGTC1_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_BC4_UNORM, 0 },
174 { PIPE_FORMAT_RGTC1_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_BC4_SNORM, 0 },
175 { PIPE_FORMAT_RGTC2_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_BC5_UNORM, 0 },
176 { PIPE_FORMAT_RGTC2_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_BC5_SNORM, 0 },
177 { PIPE_FORMAT_R8G8_B8G8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
178 { PIPE_FORMAT_G8R8_G8B8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
179 { PIPE_FORMAT_R8SG8SB8UX8U_NORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
180 { PIPE_FORMAT_R5SG5SB6U_NORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
181 { PIPE_FORMAT_A8B8G8R8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
182 { PIPE_FORMAT_B5G5R5X1_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
183 { PIPE_FORMAT_R10G10B10A2_USCALED, SVGA3D_R10G10B10A2_UNORM, SVGA3D_FORMAT_INVALID, VF_PUINT_TO_USCALED },
184 { PIPE_FORMAT_R11G11B10_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_R11G11B10_FLOAT, TF_GEN_MIPS },
185 { PIPE_FORMAT_R9G9B9E5_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_R9G9B9E5_SHAREDEXP, 0 },
186 { PIPE_FORMAT_Z32_FLOAT_S8X24_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_D32_FLOAT_S8X24_UINT, 0 },
187 { PIPE_FORMAT_R1_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
188 { PIPE_FORMAT_R10G10B10X2_USCALED, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
189 { PIPE_FORMAT_R10G10B10X2_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
190 { PIPE_FORMAT_L4A4_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
191 { PIPE_FORMAT_B10G10R10A2_UNORM, SVGA3D_R10G10B10A2_UNORM, SVGA3D_FORMAT_INVALID, VF_BGRA },
192 { PIPE_FORMAT_R10SG10SB10SA2U_NORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
193 { PIPE_FORMAT_R8G8Bx_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
194 { PIPE_FORMAT_R8G8B8X8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
195 { PIPE_FORMAT_B4G4R4X4_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
196 { PIPE_FORMAT_X24S8_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
197 { PIPE_FORMAT_S8X24_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
198 { PIPE_FORMAT_X32_S8X24_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
199 { PIPE_FORMAT_B2G3R3_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
200 { PIPE_FORMAT_L16A16_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
201 { PIPE_FORMAT_A16_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
202 { PIPE_FORMAT_I16_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
203 { PIPE_FORMAT_LATC1_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
204 { PIPE_FORMAT_LATC1_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
205 { PIPE_FORMAT_LATC2_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
206 { PIPE_FORMAT_LATC2_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
207 { PIPE_FORMAT_A8_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
208 { PIPE_FORMAT_L8_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
209 { PIPE_FORMAT_L8A8_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
210 { PIPE_FORMAT_I8_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
211 { PIPE_FORMAT_A16_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
212 { PIPE_FORMAT_L16_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
213 { PIPE_FORMAT_L16A16_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
214 { PIPE_FORMAT_I16_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
215 { PIPE_FORMAT_A16_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
216 { PIPE_FORMAT_L16_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
217 { PIPE_FORMAT_L16A16_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
218 { PIPE_FORMAT_I16_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
219 { PIPE_FORMAT_A32_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
220 { PIPE_FORMAT_L32_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
221 { PIPE_FORMAT_L32A32_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
222 { PIPE_FORMAT_I32_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
223 { PIPE_FORMAT_YV12, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
224 { PIPE_FORMAT_YV16, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
225 { PIPE_FORMAT_IYUV, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
226 { PIPE_FORMAT_NV12, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
227 { PIPE_FORMAT_NV21, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
228 { PIPE_FORMAT_A4R4_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
229 { PIPE_FORMAT_R4A4_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
230 { PIPE_FORMAT_R8A8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
231 { PIPE_FORMAT_A8R8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
232 { PIPE_FORMAT_R10G10B10A2_SSCALED, SVGA3D_R32_UINT, SVGA3D_FORMAT_INVALID, VF_PUINT_TO_SSCALED },
233 { PIPE_FORMAT_R10G10B10A2_SNORM, SVGA3D_R10G10B10A2_UNORM, SVGA3D_FORMAT_INVALID, VF_PUINT_TO_SNORM },
234 { PIPE_FORMAT_B10G10R10A2_USCALED, SVGA3D_R10G10B10A2_UNORM, SVGA3D_FORMAT_INVALID, VF_BGRA | VF_PUINT_TO_USCALED },
235 { PIPE_FORMAT_B10G10R10A2_SSCALED, SVGA3D_R32_UINT, SVGA3D_FORMAT_INVALID, VF_BGRA | VF_PUINT_TO_SSCALED },
236 { PIPE_FORMAT_B10G10R10A2_SNORM, SVGA3D_R10G10B10A2_UNORM, SVGA3D_FORMAT_INVALID, VF_BGRA | VF_PUINT_TO_SNORM },
237 { PIPE_FORMAT_R8_UINT, SVGA3D_R8_UINT, SVGA3D_R8_UINT, 0 },
238 { PIPE_FORMAT_R8G8_UINT, SVGA3D_R8G8_UINT, SVGA3D_R8G8_UINT, 0 },
239 { PIPE_FORMAT_R8G8B8_UINT, SVGA3D_R8G8B8A8_UINT, SVGA3D_FORMAT_INVALID, VF_W_TO_1 },
240 { PIPE_FORMAT_R8G8B8A8_UINT, SVGA3D_R8G8B8A8_UINT, SVGA3D_R8G8B8A8_UINT, 0 },
241 { PIPE_FORMAT_R8_SINT, SVGA3D_R8_SINT, SVGA3D_R8_SINT, 0 },
242 { PIPE_FORMAT_R8G8_SINT, SVGA3D_R8G8_SINT, SVGA3D_R8G8_SINT, 0 },
243 { PIPE_FORMAT_R8G8B8_SINT, SVGA3D_R8G8B8A8_SINT, SVGA3D_FORMAT_INVALID, VF_W_TO_1 },
244 { PIPE_FORMAT_R8G8B8A8_SINT, SVGA3D_R8G8B8A8_SINT, SVGA3D_R8G8B8A8_SINT, 0 },
245 { PIPE_FORMAT_R16_UINT, SVGA3D_R16_UINT, SVGA3D_R16_UINT, 0 },
246 { PIPE_FORMAT_R16G16_UINT, SVGA3D_R16G16_UINT, SVGA3D_R16G16_UINT, 0 },
247 { PIPE_FORMAT_R16G16B16_UINT, SVGA3D_R16G16B16A16_UINT, SVGA3D_FORMAT_INVALID, VF_W_TO_1 },
248 { PIPE_FORMAT_R16G16B16A16_UINT, SVGA3D_R16G16B16A16_UINT, SVGA3D_R16G16B16A16_UINT, 0 },
249 { PIPE_FORMAT_R16_SINT, SVGA3D_R16_SINT, SVGA3D_R16_SINT, 0 },
250 { PIPE_FORMAT_R16G16_SINT, SVGA3D_R16G16_SINT, SVGA3D_R16G16_SINT, 0 },
251 { PIPE_FORMAT_R16G16B16_SINT, SVGA3D_R16G16B16A16_SINT, SVGA3D_FORMAT_INVALID, VF_W_TO_1 },
252 { PIPE_FORMAT_R16G16B16A16_SINT, SVGA3D_R16G16B16A16_SINT, SVGA3D_R16G16B16A16_SINT, 0 },
253 { PIPE_FORMAT_R32_UINT, SVGA3D_R32_UINT, SVGA3D_R32_UINT, 0 },
254 { PIPE_FORMAT_R32G32_UINT, SVGA3D_R32G32_UINT, SVGA3D_R32G32_UINT, 0 },
255 { PIPE_FORMAT_R32G32B32_UINT, SVGA3D_R32G32B32_UINT, SVGA3D_FORMAT_INVALID, 0 },
256 { PIPE_FORMAT_R32G32B32A32_UINT, SVGA3D_R32G32B32A32_UINT, SVGA3D_R32G32B32A32_UINT, 0 },
257 { PIPE_FORMAT_R32_SINT, SVGA3D_R32_SINT, SVGA3D_R32_SINT, 0 },
258 { PIPE_FORMAT_R32G32_SINT, SVGA3D_R32G32_SINT, SVGA3D_R32G32_SINT, 0 },
259 { PIPE_FORMAT_R32G32B32_SINT, SVGA3D_R32G32B32_SINT, SVGA3D_FORMAT_INVALID, 0 },
260 { PIPE_FORMAT_R32G32B32A32_SINT, SVGA3D_R32G32B32A32_SINT, SVGA3D_R32G32B32A32_SINT, 0 },
261 { PIPE_FORMAT_A8_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
262 { PIPE_FORMAT_I8_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
263 { PIPE_FORMAT_L8_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
264 { PIPE_FORMAT_L8A8_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
265 { PIPE_FORMAT_A8_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
266 { PIPE_FORMAT_I8_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
267 { PIPE_FORMAT_L8_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
268 { PIPE_FORMAT_L8A8_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
269 { PIPE_FORMAT_A16_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
270 { PIPE_FORMAT_I16_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
271 { PIPE_FORMAT_L16_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
272 { PIPE_FORMAT_L16A16_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
273 { PIPE_FORMAT_A16_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
274 { PIPE_FORMAT_I16_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
275 { PIPE_FORMAT_L16_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
276 { PIPE_FORMAT_L16A16_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
277 { PIPE_FORMAT_A32_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
278 { PIPE_FORMAT_I32_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
279 { PIPE_FORMAT_L32_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
280 { PIPE_FORMAT_L32A32_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
281 { PIPE_FORMAT_A32_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
282 { PIPE_FORMAT_I32_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
283 { PIPE_FORMAT_L32_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
284 { PIPE_FORMAT_L32A32_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
285 { PIPE_FORMAT_B10G10R10A2_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
286 { PIPE_FORMAT_ETC1_RGB8, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
287 { PIPE_FORMAT_R8G8_R8B8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
288 { PIPE_FORMAT_G8R8_B8R8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
289 { PIPE_FORMAT_R8G8B8X8_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
290 { PIPE_FORMAT_R8G8B8X8_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
291 { PIPE_FORMAT_R8G8B8X8_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
292 { PIPE_FORMAT_R8G8B8X8_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
293 { PIPE_FORMAT_B10G10R10X2_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
294 { PIPE_FORMAT_R16G16B16X16_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
295 { PIPE_FORMAT_R16G16B16X16_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
296 { PIPE_FORMAT_R16G16B16X16_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
297 { PIPE_FORMAT_R16G16B16X16_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
298 { PIPE_FORMAT_R16G16B16X16_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
299 { PIPE_FORMAT_R32G32B32X32_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
300 { PIPE_FORMAT_R32G32B32X32_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
301 { PIPE_FORMAT_R32G32B32X32_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
302 { PIPE_FORMAT_R8A8_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
303 { PIPE_FORMAT_R16A16_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
304 { PIPE_FORMAT_R16A16_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
305 { PIPE_FORMAT_R16A16_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
306 { PIPE_FORMAT_R32A32_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
307 { PIPE_FORMAT_R8A8_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
308 { PIPE_FORMAT_R8A8_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
309 { PIPE_FORMAT_R16A16_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
310 { PIPE_FORMAT_R16A16_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
311 { PIPE_FORMAT_R32A32_UINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
312 { PIPE_FORMAT_R32A32_SINT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
313 { PIPE_FORMAT_R10G10B10A2_UINT, SVGA3D_R10G10B10A2_UINT, SVGA3D_R10G10B10A2_UINT, 0 },
314 { PIPE_FORMAT_B5G6R5_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
315 { PIPE_FORMAT_BPTC_RGBA_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
316 { PIPE_FORMAT_BPTC_SRGBA, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
317 { PIPE_FORMAT_BPTC_RGB_FLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
318 { PIPE_FORMAT_BPTC_RGB_UFLOAT, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
319 { PIPE_FORMAT_A8L8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
320 { PIPE_FORMAT_A8L8_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
321 { PIPE_FORMAT_A8L8_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
322 { PIPE_FORMAT_A16L16_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
323 { PIPE_FORMAT_G8R8_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
324 { PIPE_FORMAT_G8R8_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
325 { PIPE_FORMAT_G16R16_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
326 { PIPE_FORMAT_G16R16_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
327 { PIPE_FORMAT_A8B8G8R8_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
328 { PIPE_FORMAT_X8B8G8R8_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
329 { PIPE_FORMAT_ETC2_RGB8, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
330 { PIPE_FORMAT_ETC2_SRGB8, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
331 { PIPE_FORMAT_ETC2_RGB8A1, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
332 { PIPE_FORMAT_ETC2_SRGB8A1, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
333 { PIPE_FORMAT_ETC2_RGBA8, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
334 { PIPE_FORMAT_ETC2_SRGBA8, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
335 { PIPE_FORMAT_ETC2_R11_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
336 { PIPE_FORMAT_ETC2_R11_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
337 { PIPE_FORMAT_ETC2_RG11_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
338 { PIPE_FORMAT_ETC2_RG11_SNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
339 { PIPE_FORMAT_ASTC_4x4, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
340 { PIPE_FORMAT_ASTC_5x4, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
341 { PIPE_FORMAT_ASTC_5x5, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
342 { PIPE_FORMAT_ASTC_6x5, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
343 { PIPE_FORMAT_ASTC_6x6, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
344 { PIPE_FORMAT_ASTC_8x5, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
345 { PIPE_FORMAT_ASTC_8x6, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
346 { PIPE_FORMAT_ASTC_8x8, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
347 { PIPE_FORMAT_ASTC_10x5, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
348 { PIPE_FORMAT_ASTC_10x6, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
349 { PIPE_FORMAT_ASTC_10x8, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
350 { PIPE_FORMAT_ASTC_10x10, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
351 { PIPE_FORMAT_ASTC_12x10, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
352 { PIPE_FORMAT_ASTC_12x12, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
353 { PIPE_FORMAT_ASTC_4x4_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
354 { PIPE_FORMAT_ASTC_5x4_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
355 { PIPE_FORMAT_ASTC_5x5_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
356 { PIPE_FORMAT_ASTC_6x5_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
357 { PIPE_FORMAT_ASTC_6x6_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
358 { PIPE_FORMAT_ASTC_8x5_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
359 { PIPE_FORMAT_ASTC_8x6_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
360 { PIPE_FORMAT_ASTC_8x8_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
361 { PIPE_FORMAT_ASTC_10x5_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
362 { PIPE_FORMAT_ASTC_10x6_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
363 { PIPE_FORMAT_ASTC_10x8_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
364 { PIPE_FORMAT_ASTC_10x10_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
365 { PIPE_FORMAT_ASTC_12x10_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
366 { PIPE_FORMAT_ASTC_12x12_SRGB, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
367 { PIPE_FORMAT_P016, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
368 { PIPE_FORMAT_R10G10B10X2_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
369 { PIPE_FORMAT_A1B5G5R5_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
370 { PIPE_FORMAT_X1B5G5R5_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
371 { PIPE_FORMAT_A4B4G4R4_UNORM, SVGA3D_FORMAT_INVALID, SVGA3D_FORMAT_INVALID, 0 },
372 };
373
374
375 /**
376 * Translate a gallium vertex format to a vgpu10 vertex format.
377 * Also, return any special vertex format flags.
378 */
379 void
380 svga_translate_vertex_format_vgpu10(enum pipe_format format,
381 SVGA3dSurfaceFormat *svga_format,
382 unsigned *vf_flags)
383 {
384 assert(format < ARRAY_SIZE(format_conversion_table));
385 if (format >= ARRAY_SIZE(format_conversion_table)) {
386 format = PIPE_FORMAT_NONE;
387 }
388 *svga_format = format_conversion_table[format].vertex_format;
389 *vf_flags = format_conversion_table[format].flags;
390 }
391
392
393 /**
394 * Translate a gallium scanout format to a svga format valid
395 * for screen target surface.
396 */
397 static SVGA3dSurfaceFormat
398 svga_translate_screen_target_format_vgpu10(enum pipe_format format)
399 {
400 switch (format) {
401 case PIPE_FORMAT_B8G8R8A8_UNORM:
402 return SVGA3D_B8G8R8A8_UNORM;
403 case PIPE_FORMAT_B8G8R8X8_UNORM:
404 return SVGA3D_B8G8R8X8_UNORM;
405 case PIPE_FORMAT_B5G6R5_UNORM:
406 return SVGA3D_R5G6B5;
407 case PIPE_FORMAT_B5G5R5A1_UNORM:
408 return SVGA3D_A1R5G5B5;
409 default:
410 debug_printf("Invalid format %s specified for screen target\n",
411 svga_format_name(format));
412 return SVGA3D_FORMAT_INVALID;
413 }
414 }
415
416 /*
417 * Translate from gallium format to SVGA3D format.
418 */
419 SVGA3dSurfaceFormat
420 svga_translate_format(const struct svga_screen *ss,
421 enum pipe_format format,
422 unsigned bind)
423 {
424 if (ss->sws->have_vgpu10) {
425 if (bind & (PIPE_BIND_VERTEX_BUFFER | PIPE_BIND_INDEX_BUFFER)) {
426 return format_conversion_table[format].vertex_format;
427 }
428 else if (bind & PIPE_BIND_SCANOUT) {
429 return svga_translate_screen_target_format_vgpu10(format);
430 }
431 else {
432 return format_conversion_table[format].pixel_format;
433 }
434 }
435
436 switch(format) {
437 case PIPE_FORMAT_B8G8R8A8_UNORM:
438 return SVGA3D_A8R8G8B8;
439 case PIPE_FORMAT_B8G8R8X8_UNORM:
440 return SVGA3D_X8R8G8B8;
441
442 /* sRGB required for GL2.1 */
443 case PIPE_FORMAT_B8G8R8A8_SRGB:
444 return SVGA3D_A8R8G8B8;
445 case PIPE_FORMAT_DXT1_SRGB:
446 case PIPE_FORMAT_DXT1_SRGBA:
447 return SVGA3D_DXT1;
448 case PIPE_FORMAT_DXT3_SRGBA:
449 return SVGA3D_DXT3;
450 case PIPE_FORMAT_DXT5_SRGBA:
451 return SVGA3D_DXT5;
452
453 case PIPE_FORMAT_B5G6R5_UNORM:
454 return SVGA3D_R5G6B5;
455 case PIPE_FORMAT_B5G5R5A1_UNORM:
456 return SVGA3D_A1R5G5B5;
457 case PIPE_FORMAT_B4G4R4A4_UNORM:
458 return SVGA3D_A4R4G4B4;
459
460 case PIPE_FORMAT_R16G16B16A16_UNORM:
461 return SVGA3D_A16B16G16R16;
462
463 case PIPE_FORMAT_Z16_UNORM:
464 assert(!ss->sws->have_vgpu10);
465 return bind & PIPE_BIND_SAMPLER_VIEW ? ss->depth.z16 : SVGA3D_Z_D16;
466 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
467 assert(!ss->sws->have_vgpu10);
468 return bind & PIPE_BIND_SAMPLER_VIEW ? ss->depth.s8z24 : SVGA3D_Z_D24S8;
469 case PIPE_FORMAT_X8Z24_UNORM:
470 assert(!ss->sws->have_vgpu10);
471 return bind & PIPE_BIND_SAMPLER_VIEW ? ss->depth.x8z24 : SVGA3D_Z_D24X8;
472
473 case PIPE_FORMAT_A8_UNORM:
474 return SVGA3D_ALPHA8;
475 case PIPE_FORMAT_L8_UNORM:
476 return SVGA3D_LUMINANCE8;
477
478 case PIPE_FORMAT_DXT1_RGB:
479 case PIPE_FORMAT_DXT1_RGBA:
480 return SVGA3D_DXT1;
481 case PIPE_FORMAT_DXT3_RGBA:
482 return SVGA3D_DXT3;
483 case PIPE_FORMAT_DXT5_RGBA:
484 return SVGA3D_DXT5;
485
486 /* Float formats (only 1, 2 and 4-component formats supported) */
487 case PIPE_FORMAT_R32_FLOAT:
488 return SVGA3D_R_S23E8;
489 case PIPE_FORMAT_R32G32_FLOAT:
490 return SVGA3D_RG_S23E8;
491 case PIPE_FORMAT_R32G32B32A32_FLOAT:
492 return SVGA3D_ARGB_S23E8;
493 case PIPE_FORMAT_R16_FLOAT:
494 return SVGA3D_R_S10E5;
495 case PIPE_FORMAT_R16G16_FLOAT:
496 return SVGA3D_RG_S10E5;
497 case PIPE_FORMAT_R16G16B16A16_FLOAT:
498 return SVGA3D_ARGB_S10E5;
499
500 case PIPE_FORMAT_Z32_UNORM:
501 /* SVGA3D_Z_D32 is not yet unsupported */
502 /* fall-through */
503 default:
504 return SVGA3D_FORMAT_INVALID;
505 }
506 }
507
508
509 /*
510 * Format capability description entry.
511 */
512 struct format_cap {
513 const char *name;
514
515 SVGA3dSurfaceFormat format;
516
517 /*
518 * Capability index corresponding to the format.
519 */
520 SVGA3dDevCapIndex devcap;
521
522 /* size of each pixel/block */
523 unsigned block_width, block_height, block_bytes;
524
525 /*
526 * Mask of supported SVGA3dFormatOp operations, to be inferred when the
527 * capability is not explicitly present.
528 */
529 uint32 defaultOperations;
530 };
531
532
533 /*
534 * Format capability description table.
535 *
536 * Ordered by increasing SVGA3dSurfaceFormat value, but with gaps.
537 *
538 * Note: there are some special cases below where we set devcap=0 and
539 * avoid querying the host. In particular, depth/stencil formats which
540 * can be rendered to and sampled from. For example, the gallium format
541 * PIPE_FORMAT_Z24_UNORM_S8_UINT is converted to SVGA3D_D24_UNORM_S8_UINT
542 * for rendering but converted to SVGA3D_R24_UNORM_X8 for sampling.
543 * If we want to query if a format supports both rendering and sampling the
544 * host will tell us no for SVGA3D_D24_UNORM_S8_UINT, SVGA3D_D16_UNORM and
545 * SVGA3D_R24_UNORM_X8. So we override the host query for those
546 * formats and report that both can do rendering and sampling.
547 */
548 static const struct format_cap format_cap_table[] = {
549 {
550 "SVGA3D_FORMAT_INVALID",
551 SVGA3D_FORMAT_INVALID, 0, 0, 0, 0, 0
552 },
553 {
554 "SVGA3D_X8R8G8B8",
555 SVGA3D_X8R8G8B8,
556 SVGA3D_DEVCAP_SURFACEFMT_X8R8G8B8,
557 1, 1, 4,
558 SVGA3DFORMAT_OP_TEXTURE |
559 SVGA3DFORMAT_OP_CUBETEXTURE |
560 SVGA3DFORMAT_OP_VOLUMETEXTURE |
561 SVGA3DFORMAT_OP_DISPLAYMODE |
562 SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET
563 },
564 {
565 "SVGA3D_A8R8G8B8",
566 SVGA3D_A8R8G8B8,
567 SVGA3D_DEVCAP_SURFACEFMT_A8R8G8B8,
568 1, 1, 4,
569 SVGA3DFORMAT_OP_TEXTURE |
570 SVGA3DFORMAT_OP_CUBETEXTURE |
571 SVGA3DFORMAT_OP_VOLUMETEXTURE |
572 SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET
573 },
574 {
575 "SVGA3D_R5G6B5",
576 SVGA3D_R5G6B5,
577 SVGA3D_DEVCAP_SURFACEFMT_R5G6B5,
578 1, 1, 2,
579 SVGA3DFORMAT_OP_TEXTURE |
580 SVGA3DFORMAT_OP_CUBETEXTURE |
581 SVGA3DFORMAT_OP_VOLUMETEXTURE |
582 SVGA3DFORMAT_OP_DISPLAYMODE |
583 SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET
584 },
585 {
586 "SVGA3D_X1R5G5B5",
587 SVGA3D_X1R5G5B5,
588 SVGA3D_DEVCAP_SURFACEFMT_X1R5G5B5,
589 1, 1, 2,
590 SVGA3DFORMAT_OP_TEXTURE |
591 SVGA3DFORMAT_OP_CUBETEXTURE |
592 SVGA3DFORMAT_OP_VOLUMETEXTURE |
593 SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET
594 },
595 {
596 "SVGA3D_A1R5G5B5",
597 SVGA3D_A1R5G5B5,
598 SVGA3D_DEVCAP_SURFACEFMT_A1R5G5B5,
599 1, 1, 2,
600 SVGA3DFORMAT_OP_TEXTURE |
601 SVGA3DFORMAT_OP_CUBETEXTURE |
602 SVGA3DFORMAT_OP_VOLUMETEXTURE |
603 SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET
604 },
605 {
606 "SVGA3D_A4R4G4B4",
607 SVGA3D_A4R4G4B4,
608 SVGA3D_DEVCAP_SURFACEFMT_A4R4G4B4,
609 1, 1, 2,
610 SVGA3DFORMAT_OP_TEXTURE |
611 SVGA3DFORMAT_OP_CUBETEXTURE |
612 SVGA3DFORMAT_OP_VOLUMETEXTURE |
613 SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET
614 },
615 {
616 /*
617 * SVGA3D_Z_D32 is not yet supported, and has no corresponding
618 * SVGA3D_DEVCAP_xxx.
619 */
620 "SVGA3D_Z_D32",
621 SVGA3D_Z_D32, 0, 0, 0, 0, 0
622 },
623 {
624 "SVGA3D_Z_D16",
625 SVGA3D_Z_D16,
626 SVGA3D_DEVCAP_SURFACEFMT_Z_D16,
627 1, 1, 2,
628 SVGA3DFORMAT_OP_ZSTENCIL
629 },
630 {
631 "SVGA3D_Z_D24S8",
632 SVGA3D_Z_D24S8,
633 SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8,
634 1, 1, 4,
635 SVGA3DFORMAT_OP_ZSTENCIL
636 },
637 {
638 "SVGA3D_Z_D15S1",
639 SVGA3D_Z_D15S1,
640 SVGA3D_DEVCAP_MAX,
641 1, 1, 2,
642 SVGA3DFORMAT_OP_ZSTENCIL
643 },
644 {
645 "SVGA3D_LUMINANCE8",
646 SVGA3D_LUMINANCE8,
647 SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8,
648 1, 1, 1,
649 SVGA3DFORMAT_OP_TEXTURE |
650 SVGA3DFORMAT_OP_CUBETEXTURE |
651 SVGA3DFORMAT_OP_VOLUMETEXTURE
652 },
653 {
654 /*
655 * SVGA3D_LUMINANCE4_ALPHA4 is not supported, and has no corresponding
656 * SVGA3D_DEVCAP_xxx.
657 */
658 "SVGA3D_LUMINANCE4_ALPHA4",
659 SVGA3D_LUMINANCE4_ALPHA4, 0, 0, 0, 0, 0
660 },
661 {
662 "SVGA3D_LUMINANCE16",
663 SVGA3D_LUMINANCE16,
664 SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE16,
665 1, 1, 2,
666 SVGA3DFORMAT_OP_TEXTURE |
667 SVGA3DFORMAT_OP_CUBETEXTURE |
668 SVGA3DFORMAT_OP_VOLUMETEXTURE
669 },
670 {
671 "SVGA3D_LUMINANCE8_ALPHA8",
672 SVGA3D_LUMINANCE8_ALPHA8,
673 SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8_ALPHA8,
674 1, 1, 2,
675 SVGA3DFORMAT_OP_TEXTURE |
676 SVGA3DFORMAT_OP_CUBETEXTURE |
677 SVGA3DFORMAT_OP_VOLUMETEXTURE
678 },
679 {
680 "SVGA3D_DXT1",
681 SVGA3D_DXT1,
682 SVGA3D_DEVCAP_SURFACEFMT_DXT1,
683 4, 4, 8,
684 SVGA3DFORMAT_OP_TEXTURE |
685 SVGA3DFORMAT_OP_CUBETEXTURE
686 },
687 {
688 "SVGA3D_DXT2",
689 SVGA3D_DXT2,
690 SVGA3D_DEVCAP_SURFACEFMT_DXT2,
691 4, 4, 8,
692 SVGA3DFORMAT_OP_TEXTURE |
693 SVGA3DFORMAT_OP_CUBETEXTURE
694 },
695 {
696 "SVGA3D_DXT3",
697 SVGA3D_DXT3,
698 SVGA3D_DEVCAP_SURFACEFMT_DXT3,
699 4, 4, 16,
700 SVGA3DFORMAT_OP_TEXTURE |
701 SVGA3DFORMAT_OP_CUBETEXTURE
702 },
703 {
704 "SVGA3D_DXT4",
705 SVGA3D_DXT4,
706 SVGA3D_DEVCAP_SURFACEFMT_DXT4,
707 4, 4, 16,
708 SVGA3DFORMAT_OP_TEXTURE |
709 SVGA3DFORMAT_OP_CUBETEXTURE
710 },
711 {
712 "SVGA3D_DXT5",
713 SVGA3D_DXT5,
714 SVGA3D_DEVCAP_SURFACEFMT_DXT5,
715 4, 4, 8,
716 SVGA3DFORMAT_OP_TEXTURE |
717 SVGA3DFORMAT_OP_CUBETEXTURE
718 },
719 {
720 "SVGA3D_BUMPU8V8",
721 SVGA3D_BUMPU8V8,
722 SVGA3D_DEVCAP_SURFACEFMT_BUMPU8V8,
723 1, 1, 2,
724 SVGA3DFORMAT_OP_TEXTURE |
725 SVGA3DFORMAT_OP_CUBETEXTURE |
726 SVGA3DFORMAT_OP_VOLUMETEXTURE
727 },
728 {
729 /*
730 * SVGA3D_BUMPL6V5U5 is unsupported; it has no corresponding
731 * SVGA3D_DEVCAP_xxx.
732 */
733 "SVGA3D_BUMPL6V5U5",
734 SVGA3D_BUMPL6V5U5, 0, 0, 0, 0, 0
735 },
736 {
737 "SVGA3D_BUMPX8L8V8U8",
738 SVGA3D_BUMPX8L8V8U8,
739 SVGA3D_DEVCAP_SURFACEFMT_BUMPX8L8V8U8,
740 1, 1, 4,
741 SVGA3DFORMAT_OP_TEXTURE |
742 SVGA3DFORMAT_OP_CUBETEXTURE
743 },
744 {
745 "SVGA3D_FORMAT_DEAD1",
746 SVGA3D_FORMAT_DEAD1, 0, 0, 0, 0, 0
747 },
748 {
749 "SVGA3D_ARGB_S10E5",
750 SVGA3D_ARGB_S10E5,
751 SVGA3D_DEVCAP_SURFACEFMT_ARGB_S10E5,
752 1, 1, 2,
753 SVGA3DFORMAT_OP_TEXTURE |
754 SVGA3DFORMAT_OP_CUBETEXTURE |
755 SVGA3DFORMAT_OP_VOLUMETEXTURE |
756 SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET
757 },
758 {
759 "SVGA3D_ARGB_S23E8",
760 SVGA3D_ARGB_S23E8,
761 SVGA3D_DEVCAP_SURFACEFMT_ARGB_S23E8,
762 1, 1, 4,
763 SVGA3DFORMAT_OP_TEXTURE |
764 SVGA3DFORMAT_OP_CUBETEXTURE |
765 SVGA3DFORMAT_OP_VOLUMETEXTURE |
766 SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET
767 },
768 {
769 "SVGA3D_A2R10G10B10",
770 SVGA3D_A2R10G10B10,
771 SVGA3D_DEVCAP_SURFACEFMT_A2R10G10B10,
772 1, 1, 4,
773 SVGA3DFORMAT_OP_TEXTURE |
774 SVGA3DFORMAT_OP_CUBETEXTURE |
775 SVGA3DFORMAT_OP_VOLUMETEXTURE |
776 SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET
777 },
778 {
779 /*
780 * SVGA3D_V8U8 is unsupported; it has no corresponding
781 * SVGA3D_DEVCAP_xxx. SVGA3D_BUMPU8V8 should be used instead.
782 */
783 "SVGA3D_V8U8",
784 SVGA3D_V8U8, 0, 0, 0, 0, 0
785 },
786 {
787 "SVGA3D_Q8W8V8U8",
788 SVGA3D_Q8W8V8U8,
789 SVGA3D_DEVCAP_SURFACEFMT_Q8W8V8U8,
790 1, 1, 4,
791 SVGA3DFORMAT_OP_TEXTURE |
792 SVGA3DFORMAT_OP_CUBETEXTURE
793 },
794 {
795 "SVGA3D_CxV8U8",
796 SVGA3D_CxV8U8,
797 SVGA3D_DEVCAP_SURFACEFMT_CxV8U8,
798 1, 1, 2,
799 SVGA3DFORMAT_OP_TEXTURE
800 },
801 {
802 /*
803 * SVGA3D_X8L8V8U8 is unsupported; it has no corresponding
804 * SVGA3D_DEVCAP_xxx. SVGA3D_BUMPX8L8V8U8 should be used instead.
805 */
806 "SVGA3D_X8L8V8U8",
807 SVGA3D_X8L8V8U8, 0, 0, 0, 0, 0
808 },
809 {
810 "SVGA3D_A2W10V10U10",
811 SVGA3D_A2W10V10U10,
812 SVGA3D_DEVCAP_SURFACEFMT_A2W10V10U10,
813 1, 1, 4,
814 SVGA3DFORMAT_OP_TEXTURE
815 },
816 {
817 "SVGA3D_ALPHA8",
818 SVGA3D_ALPHA8,
819 SVGA3D_DEVCAP_SURFACEFMT_ALPHA8,
820 1, 1, 1,
821 SVGA3DFORMAT_OP_TEXTURE |
822 SVGA3DFORMAT_OP_CUBETEXTURE |
823 SVGA3DFORMAT_OP_VOLUMETEXTURE
824 },
825 {
826 "SVGA3D_R_S10E5",
827 SVGA3D_R_S10E5,
828 SVGA3D_DEVCAP_SURFACEFMT_R_S10E5,
829 1, 1, 2,
830 SVGA3DFORMAT_OP_TEXTURE |
831 SVGA3DFORMAT_OP_VOLUMETEXTURE |
832 SVGA3DFORMAT_OP_CUBETEXTURE |
833 SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET
834 },
835 {
836 "SVGA3D_R_S23E8",
837 SVGA3D_R_S23E8,
838 SVGA3D_DEVCAP_SURFACEFMT_R_S23E8,
839 1, 1, 4,
840 SVGA3DFORMAT_OP_TEXTURE |
841 SVGA3DFORMAT_OP_VOLUMETEXTURE |
842 SVGA3DFORMAT_OP_CUBETEXTURE |
843 SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET
844 },
845 {
846 "SVGA3D_RG_S10E5",
847 SVGA3D_RG_S10E5,
848 SVGA3D_DEVCAP_SURFACEFMT_RG_S10E5,
849 1, 1, 2,
850 SVGA3DFORMAT_OP_TEXTURE |
851 SVGA3DFORMAT_OP_VOLUMETEXTURE |
852 SVGA3DFORMAT_OP_CUBETEXTURE |
853 SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET
854 },
855 {
856 "SVGA3D_RG_S23E8",
857 SVGA3D_RG_S23E8,
858 SVGA3D_DEVCAP_SURFACEFMT_RG_S23E8,
859 1, 1, 4,
860 SVGA3DFORMAT_OP_TEXTURE |
861 SVGA3DFORMAT_OP_VOLUMETEXTURE |
862 SVGA3DFORMAT_OP_CUBETEXTURE |
863 SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET
864 },
865 {
866 /*
867 * SVGA3D_BUFFER is a placeholder format for index/vertex buffers.
868 */
869 "SVGA3D_BUFFER",
870 SVGA3D_BUFFER, 0, 1, 1, 1, 0
871 },
872 {
873 "SVGA3D_Z_D24X8",
874 SVGA3D_Z_D24X8,
875 SVGA3D_DEVCAP_SURFACEFMT_Z_D24X8,
876 1, 1, 4,
877 SVGA3DFORMAT_OP_ZSTENCIL
878 },
879 {
880 "SVGA3D_V16U16",
881 SVGA3D_V16U16,
882 SVGA3D_DEVCAP_SURFACEFMT_V16U16,
883 1, 1, 4,
884 SVGA3DFORMAT_OP_TEXTURE |
885 SVGA3DFORMAT_OP_CUBETEXTURE |
886 SVGA3DFORMAT_OP_VOLUMETEXTURE
887 },
888 {
889 "SVGA3D_G16R16",
890 SVGA3D_G16R16,
891 SVGA3D_DEVCAP_SURFACEFMT_G16R16,
892 1, 1, 4,
893 SVGA3DFORMAT_OP_TEXTURE |
894 SVGA3DFORMAT_OP_CUBETEXTURE |
895 SVGA3DFORMAT_OP_VOLUMETEXTURE |
896 SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET
897 },
898 {
899 "SVGA3D_A16B16G16R16",
900 SVGA3D_A16B16G16R16,
901 SVGA3D_DEVCAP_SURFACEFMT_A16B16G16R16,
902 1, 1, 8,
903 SVGA3DFORMAT_OP_TEXTURE |
904 SVGA3DFORMAT_OP_CUBETEXTURE |
905 SVGA3DFORMAT_OP_VOLUMETEXTURE |
906 SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET
907 },
908 {
909 "SVGA3D_UYVY",
910 SVGA3D_UYVY,
911 SVGA3D_DEVCAP_SURFACEFMT_UYVY,
912 0, 0, 0, 0
913 },
914 {
915 "SVGA3D_YUY2",
916 SVGA3D_YUY2,
917 SVGA3D_DEVCAP_SURFACEFMT_YUY2,
918 0, 0, 0, 0
919 },
920 {
921 "SVGA3D_NV12",
922 SVGA3D_NV12,
923 SVGA3D_DEVCAP_SURFACEFMT_NV12,
924 0, 0, 0, 0
925 },
926 {
927 "SVGA3D_AYUV",
928 SVGA3D_AYUV,
929 SVGA3D_DEVCAP_SURFACEFMT_AYUV,
930 0, 0, 0, 0
931 },
932 {
933 "SVGA3D_R32G32B32A32_TYPELESS",
934 SVGA3D_R32G32B32A32_TYPELESS,
935 SVGA3D_DEVCAP_DXFMT_R32G32B32A32_TYPELESS,
936 1, 1, 16, 0
937 },
938 {
939 "SVGA3D_R32G32B32A32_UINT",
940 SVGA3D_R32G32B32A32_UINT,
941 SVGA3D_DEVCAP_DXFMT_R32G32B32A32_UINT,
942 1, 1, 16, 0
943 },
944 {
945 "SVGA3D_R32G32B32A32_SINT",
946 SVGA3D_R32G32B32A32_SINT,
947 SVGA3D_DEVCAP_DXFMT_R32G32B32A32_SINT,
948 1, 1, 16, 0
949 },
950 {
951 "SVGA3D_R32G32B32_TYPELESS",
952 SVGA3D_R32G32B32_TYPELESS,
953 SVGA3D_DEVCAP_DXFMT_R32G32B32_TYPELESS,
954 1, 1, 12, 0
955 },
956 {
957 "SVGA3D_R32G32B32_FLOAT",
958 SVGA3D_R32G32B32_FLOAT,
959 SVGA3D_DEVCAP_DXFMT_R32G32B32_FLOAT,
960 1, 1, 12, 0
961 },
962 {
963 "SVGA3D_R32G32B32_UINT",
964 SVGA3D_R32G32B32_UINT,
965 SVGA3D_DEVCAP_DXFMT_R32G32B32_UINT,
966 1, 1, 12, 0
967 },
968 {
969 "SVGA3D_R32G32B32_SINT",
970 SVGA3D_R32G32B32_SINT,
971 SVGA3D_DEVCAP_DXFMT_R32G32B32_SINT,
972 1, 1, 12, 0
973 },
974 {
975 "SVGA3D_R16G16B16A16_TYPELESS",
976 SVGA3D_R16G16B16A16_TYPELESS,
977 SVGA3D_DEVCAP_DXFMT_R16G16B16A16_TYPELESS,
978 1, 1, 8, 0
979 },
980 {
981 "SVGA3D_R16G16B16A16_UINT",
982 SVGA3D_R16G16B16A16_UINT,
983 SVGA3D_DEVCAP_DXFMT_R16G16B16A16_UINT,
984 1, 1, 8, 0
985 },
986 {
987 "SVGA3D_R16G16B16A16_SNORM",
988 SVGA3D_R16G16B16A16_SNORM,
989 SVGA3D_DEVCAP_DXFMT_R16G16B16A16_SNORM,
990 1, 1, 8, 0
991 },
992 {
993 "SVGA3D_R16G16B16A16_SINT",
994 SVGA3D_R16G16B16A16_SINT,
995 SVGA3D_DEVCAP_DXFMT_R16G16B16A16_SINT,
996 1, 1, 8, 0
997 },
998 {
999 "SVGA3D_R32G32_TYPELESS",
1000 SVGA3D_R32G32_TYPELESS,
1001 SVGA3D_DEVCAP_DXFMT_R32G32_TYPELESS,
1002 1, 1, 8, 0
1003 },
1004 {
1005 "SVGA3D_R32G32_UINT",
1006 SVGA3D_R32G32_UINT,
1007 SVGA3D_DEVCAP_DXFMT_R32G32_UINT,
1008 1, 1, 8, 0
1009 },
1010 {
1011 "SVGA3D_R32G32_SINT",
1012 SVGA3D_R32G32_SINT,
1013 SVGA3D_DEVCAP_DXFMT_R32G32_SINT,
1014 1, 1, 8,
1015 0
1016 },
1017 {
1018 "SVGA3D_R32G8X24_TYPELESS",
1019 SVGA3D_R32G8X24_TYPELESS,
1020 SVGA3D_DEVCAP_DXFMT_R32G8X24_TYPELESS,
1021 1, 1, 8, 0
1022 },
1023 {
1024 /* Special case: no devcap / report sampler and depth/stencil ability
1025 */
1026 "SVGA3D_D32_FLOAT_S8X24_UINT",
1027 SVGA3D_D32_FLOAT_S8X24_UINT,
1028 0, /*SVGA3D_DEVCAP_DXFMT_D32_FLOAT_S8X24_UINT*/
1029 1, 1, 8,
1030 SVGA3DFORMAT_OP_TEXTURE |
1031 SVGA3DFORMAT_OP_CUBETEXTURE |
1032 SVGA3DFORMAT_OP_VOLUMETEXTURE |
1033 SVGA3DFORMAT_OP_ZSTENCIL
1034 },
1035 {
1036 /* Special case: no devcap / report sampler and depth/stencil ability
1037 */
1038 "SVGA3D_R32_FLOAT_X8X24",
1039 SVGA3D_R32_FLOAT_X8X24,
1040 0, /*SVGA3D_DEVCAP_DXFMT_R32_FLOAT_X8X24_TYPELESS*/
1041 1, 1, 8,
1042 SVGA3DFORMAT_OP_TEXTURE |
1043 SVGA3DFORMAT_OP_CUBETEXTURE |
1044 SVGA3DFORMAT_OP_VOLUMETEXTURE |
1045 SVGA3DFORMAT_OP_ZSTENCIL
1046 },
1047 {
1048 "SVGA3D_X32_G8X24_UINT",
1049 SVGA3D_X32_G8X24_UINT,
1050 SVGA3D_DEVCAP_DXFMT_X32_TYPELESS_G8X24_UINT,
1051 1, 1, 4, 0
1052 },
1053 {
1054 "SVGA3D_R10G10B10A2_TYPELESS",
1055 SVGA3D_R10G10B10A2_TYPELESS,
1056 SVGA3D_DEVCAP_DXFMT_R10G10B10A2_TYPELESS,
1057 1, 1, 4, 0
1058 },
1059 {
1060 "SVGA3D_R10G10B10A2_UINT",
1061 SVGA3D_R10G10B10A2_UINT,
1062 SVGA3D_DEVCAP_DXFMT_R10G10B10A2_UINT,
1063 1, 1, 4, 0
1064 },
1065 {
1066 "SVGA3D_R11G11B10_FLOAT",
1067 SVGA3D_R11G11B10_FLOAT,
1068 SVGA3D_DEVCAP_DXFMT_R11G11B10_FLOAT,
1069 1, 1, 4, 0
1070 },
1071 {
1072 "SVGA3D_R8G8B8A8_TYPELESS",
1073 SVGA3D_R8G8B8A8_TYPELESS,
1074 SVGA3D_DEVCAP_DXFMT_R8G8B8A8_TYPELESS,
1075 1, 1, 4, 0
1076 },
1077 {
1078 "SVGA3D_R8G8B8A8_UNORM",
1079 SVGA3D_R8G8B8A8_UNORM,
1080 SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UNORM,
1081 1, 1, 4, 0
1082 },
1083 {
1084 "SVGA3D_R8G8B8A8_UNORM_SRGB",
1085 SVGA3D_R8G8B8A8_UNORM_SRGB,
1086 SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UNORM_SRGB,
1087 1, 1, 4, 0
1088 },
1089 {
1090 "SVGA3D_R8G8B8A8_UINT",
1091 SVGA3D_R8G8B8A8_UINT,
1092 SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UINT,
1093 1, 1, 4, 0
1094 },
1095 {
1096 "SVGA3D_R8G8B8A8_SINT",
1097 SVGA3D_R8G8B8A8_SINT,
1098 SVGA3D_DEVCAP_DXFMT_R8G8B8A8_SINT,
1099 1, 1, 4, 0
1100 },
1101 {
1102 "SVGA3D_R16G16_TYPELESS",
1103 SVGA3D_R16G16_TYPELESS,
1104 SVGA3D_DEVCAP_DXFMT_R16G16_TYPELESS,
1105 1, 1, 4, 0
1106 },
1107 {
1108 "SVGA3D_R16G16_UINT",
1109 SVGA3D_R16G16_UINT,
1110 SVGA3D_DEVCAP_DXFMT_R16G16_UINT,
1111 1, 1, 4, 0
1112 },
1113 {
1114 "SVGA3D_R16G16_SINT",
1115 SVGA3D_R16G16_SINT,
1116 SVGA3D_DEVCAP_DXFMT_R16G16_SINT,
1117 1, 1, 4, 0
1118 },
1119 {
1120 "SVGA3D_R32_TYPELESS",
1121 SVGA3D_R32_TYPELESS,
1122 SVGA3D_DEVCAP_DXFMT_R32_TYPELESS,
1123 1, 1, 4, 0
1124 },
1125 {
1126 /* Special case: no devcap / report sampler and depth/stencil ability
1127 */
1128 "SVGA3D_D32_FLOAT",
1129 SVGA3D_D32_FLOAT,
1130 0, /*SVGA3D_DEVCAP_DXFMT_D32_FLOAT*/
1131 1, 1, 4,
1132 SVGA3DFORMAT_OP_TEXTURE |
1133 SVGA3DFORMAT_OP_CUBETEXTURE |
1134 SVGA3DFORMAT_OP_VOLUMETEXTURE |
1135 SVGA3DFORMAT_OP_ZSTENCIL
1136 },
1137 {
1138 "SVGA3D_R32_UINT",
1139 SVGA3D_R32_UINT,
1140 SVGA3D_DEVCAP_DXFMT_R32_UINT,
1141 1, 1, 4, 0
1142 },
1143 {
1144 "SVGA3D_R32_SINT",
1145 SVGA3D_R32_SINT,
1146 SVGA3D_DEVCAP_DXFMT_R32_SINT,
1147 1, 1, 4, 0
1148 },
1149 {
1150 "SVGA3D_R24G8_TYPELESS",
1151 SVGA3D_R24G8_TYPELESS,
1152 SVGA3D_DEVCAP_DXFMT_R24G8_TYPELESS,
1153 1, 1, 4, 0
1154 },
1155 {
1156 /* Special case: no devcap / report sampler and depth/stencil ability
1157 */
1158 "SVGA3D_D24_UNORM_S8_UINT",
1159 SVGA3D_D24_UNORM_S8_UINT,
1160 0, /*SVGA3D_DEVCAP_DXFMT_D24_UNORM_S8_UINT*/
1161 1, 1, 4,
1162 SVGA3DFORMAT_OP_TEXTURE |
1163 SVGA3DFORMAT_OP_CUBETEXTURE |
1164 SVGA3DFORMAT_OP_VOLUMETEXTURE |
1165 SVGA3DFORMAT_OP_ZSTENCIL
1166 },
1167 {
1168 /* Special case: no devcap / report sampler and depth/stencil ability
1169 */
1170 "SVGA3D_R24_UNORM_X8",
1171 SVGA3D_R24_UNORM_X8,
1172 0, /*SVGA3D_DEVCAP_DXFMT_R24_UNORM_X8_TYPELESS*/
1173 1, 1, 4,
1174 SVGA3DFORMAT_OP_TEXTURE |
1175 SVGA3DFORMAT_OP_CUBETEXTURE |
1176 SVGA3DFORMAT_OP_VOLUMETEXTURE |
1177 SVGA3DFORMAT_OP_ZSTENCIL
1178 },
1179 {
1180 "SVGA3D_X24_G8_UINT",
1181 SVGA3D_X24_G8_UINT,
1182 SVGA3D_DEVCAP_DXFMT_X24_TYPELESS_G8_UINT,
1183 1, 1, 4, 0
1184 },
1185 {
1186 "SVGA3D_R8G8_TYPELESS",
1187 SVGA3D_R8G8_TYPELESS,
1188 SVGA3D_DEVCAP_DXFMT_R8G8_TYPELESS,
1189 1, 1, 2, 0
1190 },
1191 {
1192 "SVGA3D_R8G8_UNORM",
1193 SVGA3D_R8G8_UNORM,
1194 SVGA3D_DEVCAP_DXFMT_R8G8_UNORM,
1195 1, 1, 2, 0
1196 },
1197 {
1198 "SVGA3D_R8G8_UINT",
1199 SVGA3D_R8G8_UINT,
1200 SVGA3D_DEVCAP_DXFMT_R8G8_UINT,
1201 1, 1, 2, 0
1202 },
1203 {
1204 "SVGA3D_R8G8_SINT",
1205 SVGA3D_R8G8_SINT,
1206 SVGA3D_DEVCAP_DXFMT_R8G8_SINT,
1207 1, 1, 2, 0
1208 },
1209 {
1210 "SVGA3D_R16_TYPELESS",
1211 SVGA3D_R16_TYPELESS,
1212 SVGA3D_DEVCAP_DXFMT_R16_TYPELESS,
1213 1, 1, 2, 0
1214 },
1215 {
1216 "SVGA3D_R16_UNORM",
1217 SVGA3D_R16_UNORM,
1218 SVGA3D_DEVCAP_DXFMT_R16_UNORM,
1219 1, 1, 2, 0
1220 },
1221 {
1222 "SVGA3D_R16_UINT",
1223 SVGA3D_R16_UINT,
1224 SVGA3D_DEVCAP_DXFMT_R16_UINT,
1225 1, 1, 2, 0
1226 },
1227 {
1228 "SVGA3D_R16_SNORM",
1229 SVGA3D_R16_SNORM,
1230 SVGA3D_DEVCAP_DXFMT_R16_SNORM,
1231 1, 1, 2, 0
1232 },
1233 {
1234 "SVGA3D_R16_SINT",
1235 SVGA3D_R16_SINT,
1236 SVGA3D_DEVCAP_DXFMT_R16_SINT,
1237 1, 1, 2, 0
1238 },
1239 {
1240 "SVGA3D_R8_TYPELESS",
1241 SVGA3D_R8_TYPELESS,
1242 SVGA3D_DEVCAP_DXFMT_R8_TYPELESS,
1243 1, 1, 1, 0
1244 },
1245 {
1246 "SVGA3D_R8_UNORM",
1247 SVGA3D_R8_UNORM,
1248 SVGA3D_DEVCAP_DXFMT_R8_UNORM,
1249 1, 1, 1, 0
1250 },
1251 {
1252 "SVGA3D_R8_UINT",
1253 SVGA3D_R8_UINT,
1254 SVGA3D_DEVCAP_DXFMT_R8_UINT,
1255 1, 1, 1, 0
1256 },
1257 {
1258 "SVGA3D_R8_SNORM",
1259 SVGA3D_R8_SNORM,
1260 SVGA3D_DEVCAP_DXFMT_R8_SNORM,
1261 1, 1, 1, 0
1262 },
1263 {
1264 "SVGA3D_R8_SINT",
1265 SVGA3D_R8_SINT,
1266 SVGA3D_DEVCAP_DXFMT_R8_SINT,
1267 1, 1, 1, 0
1268 },
1269 {
1270 "SVGA3D_P8",
1271 SVGA3D_P8, 0, 0, 0, 0, 0
1272 },
1273 {
1274 "SVGA3D_R9G9B9E5_SHAREDEXP",
1275 SVGA3D_R9G9B9E5_SHAREDEXP,
1276 SVGA3D_DEVCAP_DXFMT_R9G9B9E5_SHAREDEXP,
1277 1, 1, 4, 0
1278 },
1279 {
1280 "SVGA3D_R8G8_B8G8_UNORM",
1281 SVGA3D_R8G8_B8G8_UNORM, 0, 0, 0, 0, 0
1282 },
1283 {
1284 "SVGA3D_G8R8_G8B8_UNORM",
1285 SVGA3D_G8R8_G8B8_UNORM, 0, 0, 0, 0, 0
1286 },
1287 {
1288 "SVGA3D_BC1_TYPELESS",
1289 SVGA3D_BC1_TYPELESS,
1290 SVGA3D_DEVCAP_DXFMT_BC1_TYPELESS,
1291 4, 4, 8, 0
1292 },
1293 {
1294 "SVGA3D_BC1_UNORM_SRGB",
1295 SVGA3D_BC1_UNORM_SRGB,
1296 SVGA3D_DEVCAP_DXFMT_BC1_UNORM_SRGB,
1297 4, 4, 8, 0
1298 },
1299 {
1300 "SVGA3D_BC2_TYPELESS",
1301 SVGA3D_BC2_TYPELESS,
1302 SVGA3D_DEVCAP_DXFMT_BC2_TYPELESS,
1303 4, 4, 16, 0
1304 },
1305 {
1306 "SVGA3D_BC2_UNORM_SRGB",
1307 SVGA3D_BC2_UNORM_SRGB,
1308 SVGA3D_DEVCAP_DXFMT_BC2_UNORM_SRGB,
1309 4, 4, 16, 0
1310 },
1311 {
1312 "SVGA3D_BC3_TYPELESS",
1313 SVGA3D_BC3_TYPELESS,
1314 SVGA3D_DEVCAP_DXFMT_BC3_TYPELESS,
1315 4, 4, 16, 0
1316 },
1317 {
1318 "SVGA3D_BC3_UNORM_SRGB",
1319 SVGA3D_BC3_UNORM_SRGB,
1320 4, 4, 16, 0
1321 },
1322 {
1323 "SVGA3D_BC4_TYPELESS",
1324 SVGA3D_BC4_TYPELESS,
1325 SVGA3D_DEVCAP_DXFMT_BC4_TYPELESS,
1326 4, 4, 8, 0
1327 },
1328 {
1329 "SVGA3D_ATI1",
1330 SVGA3D_ATI1, 0, 0, 0, 0, 0
1331 },
1332 {
1333 "SVGA3D_BC4_SNORM",
1334 SVGA3D_BC4_SNORM,
1335 SVGA3D_DEVCAP_DXFMT_BC4_SNORM,
1336 4, 4, 8, 0
1337 },
1338 {
1339 "SVGA3D_BC5_TYPELESS",
1340 SVGA3D_BC5_TYPELESS,
1341 SVGA3D_DEVCAP_DXFMT_BC5_TYPELESS,
1342 4, 4, 16, 0
1343 },
1344 {
1345 "SVGA3D_ATI2",
1346 SVGA3D_ATI2, 0, 0, 0, 0, 0
1347 },
1348 {
1349 "SVGA3D_BC5_SNORM",
1350 SVGA3D_BC5_SNORM,
1351 SVGA3D_DEVCAP_DXFMT_BC5_SNORM,
1352 4, 4, 16, 0
1353 },
1354 {
1355 "SVGA3D_R10G10B10_XR_BIAS_A2_UNORM",
1356 SVGA3D_R10G10B10_XR_BIAS_A2_UNORM, 0, 0, 0, 0, 0
1357 },
1358 {
1359 "SVGA3D_B8G8R8A8_TYPELESS",
1360 SVGA3D_B8G8R8A8_TYPELESS,
1361 SVGA3D_DEVCAP_DXFMT_B8G8R8A8_TYPELESS,
1362 1, 1, 4, 0
1363 },
1364 {
1365 "SVGA3D_B8G8R8A8_UNORM_SRGB",
1366 SVGA3D_B8G8R8A8_UNORM_SRGB,
1367 SVGA3D_DEVCAP_DXFMT_B8G8R8A8_UNORM_SRGB,
1368 1, 1, 4, 0
1369 },
1370 {
1371 "SVGA3D_B8G8R8X8_TYPELESS",
1372 SVGA3D_B8G8R8X8_TYPELESS,
1373 SVGA3D_DEVCAP_DXFMT_B8G8R8X8_TYPELESS,
1374 1, 1, 4, 0
1375 },
1376 {
1377 "SVGA3D_B8G8R8X8_UNORM_SRGB",
1378 SVGA3D_B8G8R8X8_UNORM_SRGB,
1379 SVGA3D_DEVCAP_DXFMT_B8G8R8X8_UNORM_SRGB,
1380 1, 1, 4, 0
1381 },
1382 {
1383 "SVGA3D_Z_DF16",
1384 SVGA3D_Z_DF16,
1385 SVGA3D_DEVCAP_SURFACEFMT_Z_DF16,
1386 1, 1, 2, 0
1387 },
1388 {
1389 "SVGA3D_Z_DF24",
1390 SVGA3D_Z_DF24,
1391 SVGA3D_DEVCAP_SURFACEFMT_Z_DF24,
1392 1, 1, 4, 0
1393 },
1394 {
1395 "SVGA3D_Z_D24S8_INT",
1396 SVGA3D_Z_D24S8_INT,
1397 SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8_INT,
1398 1, 1, 4, 0
1399 },
1400 {
1401 "SVGA3D_YV12",
1402 SVGA3D_YV12, 0, 0, 0, 0, 0
1403 },
1404 {
1405 "SVGA3D_R32G32B32A32_FLOAT",
1406 SVGA3D_R32G32B32A32_FLOAT,
1407 SVGA3D_DEVCAP_DXFMT_R32G32B32A32_FLOAT,
1408 1, 1, 16, 0
1409 },
1410 {
1411 "SVGA3D_R16G16B16A16_FLOAT",
1412 SVGA3D_R16G16B16A16_FLOAT,
1413 SVGA3D_DEVCAP_DXFMT_R16G16B16A16_FLOAT,
1414 1, 1, 8, 0
1415 },
1416 {
1417 "SVGA3D_R16G16B16A16_UNORM",
1418 SVGA3D_R16G16B16A16_UNORM,
1419 SVGA3D_DEVCAP_DXFMT_R16G16B16A16_UNORM,
1420 1, 1, 8, 0
1421 },
1422 {
1423 "SVGA3D_R32G32_FLOAT",
1424 SVGA3D_R32G32_FLOAT,
1425 SVGA3D_DEVCAP_DXFMT_R32G32_FLOAT,
1426 1, 1, 8, 0
1427 },
1428 {
1429 "SVGA3D_R10G10B10A2_UNORM",
1430 SVGA3D_R10G10B10A2_UNORM,
1431 SVGA3D_DEVCAP_DXFMT_R10G10B10A2_UNORM,
1432 1, 1, 4, 0
1433 },
1434 {
1435 "SVGA3D_R8G8B8A8_SNORM",
1436 SVGA3D_R8G8B8A8_SNORM,
1437 SVGA3D_DEVCAP_DXFMT_R8G8B8A8_SNORM,
1438 1, 1, 4, 0
1439 },
1440 {
1441 "SVGA3D_R16G16_FLOAT",
1442 SVGA3D_R16G16_FLOAT,
1443 SVGA3D_DEVCAP_DXFMT_R16G16_FLOAT,
1444 1, 1, 4, 0
1445 },
1446 {
1447 "SVGA3D_R16G16_UNORM",
1448 SVGA3D_R16G16_UNORM,
1449 SVGA3D_DEVCAP_DXFMT_R16G16_UNORM,
1450 1, 1, 4, 0
1451 },
1452 {
1453 "SVGA3D_R16G16_SNORM",
1454 SVGA3D_R16G16_SNORM,
1455 SVGA3D_DEVCAP_DXFMT_R16G16_SNORM,
1456 1, 1, 4, 0
1457 },
1458 {
1459 "SVGA3D_R32_FLOAT",
1460 SVGA3D_R32_FLOAT,
1461 SVGA3D_DEVCAP_DXFMT_R32_FLOAT,
1462 1, 1, 4, 0
1463 },
1464 {
1465 "SVGA3D_R8G8_SNORM",
1466 SVGA3D_R8G8_SNORM,
1467 SVGA3D_DEVCAP_DXFMT_R8G8_SNORM,
1468 1, 1, 2, 0
1469 },
1470 {
1471 "SVGA3D_R16_FLOAT",
1472 SVGA3D_R16_FLOAT,
1473 SVGA3D_DEVCAP_DXFMT_R16_FLOAT,
1474 1, 1, 2, 0
1475 },
1476 {
1477 "SVGA3D_D16_UNORM",
1478 SVGA3D_D16_UNORM,
1479 0, /*SVGA3D_DEVCAP_DXFMT_D16_UNORM*/
1480 1, 1, 2,
1481 SVGA3DFORMAT_OP_TEXTURE |
1482 SVGA3DFORMAT_OP_CUBETEXTURE |
1483 SVGA3DFORMAT_OP_VOLUMETEXTURE |
1484 SVGA3DFORMAT_OP_ZSTENCIL
1485 },
1486 {
1487 "SVGA3D_A8_UNORM",
1488 SVGA3D_A8_UNORM,
1489 SVGA3D_DEVCAP_DXFMT_A8_UNORM,
1490 1, 1, 1, 0
1491 },
1492 {
1493 "SVGA3D_BC1_UNORM",
1494 SVGA3D_BC1_UNORM,
1495 SVGA3D_DEVCAP_DXFMT_BC1_UNORM,
1496 4, 4, 8, 0
1497 },
1498 {
1499 "SVGA3D_BC2_UNORM",
1500 SVGA3D_BC2_UNORM,
1501 SVGA3D_DEVCAP_DXFMT_BC2_UNORM,
1502 4, 4, 16, 0
1503 },
1504 {
1505 "SVGA3D_BC3_UNORM",
1506 SVGA3D_BC3_UNORM,
1507 SVGA3D_DEVCAP_DXFMT_BC3_UNORM,
1508 4, 4, 16, 0
1509 },
1510 {
1511 "SVGA3D_B5G6R5_UNORM",
1512 SVGA3D_B5G6R5_UNORM,
1513 SVGA3D_DEVCAP_DXFMT_B5G6R5_UNORM,
1514 1, 1, 2, 0
1515 },
1516 {
1517 "SVGA3D_B5G5R5A1_UNORM",
1518 SVGA3D_B5G5R5A1_UNORM,
1519 SVGA3D_DEVCAP_DXFMT_B5G5R5A1_UNORM,
1520 1, 1, 2, 0
1521 },
1522 {
1523 "SVGA3D_B8G8R8A8_UNORM",
1524 SVGA3D_B8G8R8A8_UNORM,
1525 SVGA3D_DEVCAP_DXFMT_B8G8R8A8_UNORM,
1526 1, 1, 4, 0
1527 },
1528 {
1529 "SVGA3D_B8G8R8X8_UNORM",
1530 SVGA3D_B8G8R8X8_UNORM,
1531 SVGA3D_DEVCAP_DXFMT_B8G8R8X8_UNORM,
1532 1, 1, 4, 0
1533 },
1534 {
1535 "SVGA3D_BC4_UNORM",
1536 SVGA3D_BC4_UNORM,
1537 SVGA3D_DEVCAP_DXFMT_BC4_UNORM,
1538 4, 4, 8, 0
1539 },
1540 {
1541 "SVGA3D_BC5_UNORM",
1542 SVGA3D_BC5_UNORM,
1543 SVGA3D_DEVCAP_DXFMT_BC5_UNORM,
1544 4, 4, 16, 0
1545 }
1546 };
1547
1548 static const SVGA3dSurfaceFormat compat_x8r8g8b8[] = {
1549 SVGA3D_X8R8G8B8, SVGA3D_A8R8G8B8, SVGA3D_B8G8R8X8_UNORM,
1550 SVGA3D_B8G8R8A8_UNORM, 0
1551 };
1552 static const SVGA3dSurfaceFormat compat_r8[] = {
1553 SVGA3D_R8_UNORM, SVGA3D_NV12, SVGA3D_YV12, 0
1554 };
1555 static const SVGA3dSurfaceFormat compat_g8r8[] = {
1556 SVGA3D_R8G8_UNORM, SVGA3D_NV12, 0
1557 };
1558 static const SVGA3dSurfaceFormat compat_r5g6b5[] = {
1559 SVGA3D_R5G6B5, SVGA3D_B5G6R5_UNORM, 0
1560 };
1561
1562 static const struct format_compat_entry format_compats[] = {
1563 {PIPE_FORMAT_B8G8R8X8_UNORM, compat_x8r8g8b8},
1564 {PIPE_FORMAT_B8G8R8A8_UNORM, compat_x8r8g8b8},
1565 {PIPE_FORMAT_R8_UNORM, compat_r8},
1566 {PIPE_FORMAT_R8G8_UNORM, compat_g8r8},
1567 {PIPE_FORMAT_B5G6R5_UNORM, compat_r5g6b5}
1568 };
1569
1570 /**
1571 * Debug only:
1572 * 1. check that format_cap_table[i] matches the i-th SVGA3D format.
1573 * 2. check that format_conversion_table[i].pformat == i.
1574 */
1575 static void
1576 check_format_tables(void)
1577 {
1578 static boolean first_call = TRUE;
1579
1580 if (first_call) {
1581 unsigned i;
1582
1583 STATIC_ASSERT(ARRAY_SIZE(format_cap_table) == SVGA3D_FORMAT_MAX);
1584 for (i = 0; i < ARRAY_SIZE(format_cap_table); i++) {
1585 assert(format_cap_table[i].format == i);
1586 }
1587
1588 STATIC_ASSERT(ARRAY_SIZE(format_conversion_table) == PIPE_FORMAT_COUNT);
1589 for (i = 0; i < ARRAY_SIZE(format_conversion_table); i++) {
1590 assert(format_conversion_table[i].pformat == i);
1591 }
1592
1593 first_call = FALSE;
1594 }
1595 }
1596
1597
1598 /*
1599 * Get format capabilities from the host. It takes in consideration
1600 * deprecated/unsupported formats, and formats which are implicitely assumed to
1601 * be supported when the host does not provide an explicit capability entry.
1602 */
1603 void
1604 svga_get_format_cap(struct svga_screen *ss,
1605 SVGA3dSurfaceFormat format,
1606 SVGA3dSurfaceFormatCaps *caps)
1607 {
1608 struct svga_winsys_screen *sws = ss->sws;
1609 SVGA3dDevCapResult result;
1610 const struct format_cap *entry;
1611
1612 #ifdef DEBUG
1613 check_format_tables();
1614 #else
1615 (void) check_format_tables;
1616 #endif
1617
1618 assert(format < ARRAY_SIZE(format_cap_table));
1619 entry = &format_cap_table[format];
1620 assert(entry->format == format);
1621
1622 if (entry->devcap && sws->get_cap(sws, entry->devcap, &result)) {
1623 assert(format < SVGA3D_UYVY || entry->defaultOperations == 0);
1624
1625 /* Explicitly advertised format */
1626 if (entry->devcap > SVGA3D_DEVCAP_DX) {
1627 /* Translate DX/VGPU10 format cap to VGPU9 cap */
1628 caps->value = 0;
1629 if (result.u & SVGA3D_DXFMT_COLOR_RENDERTARGET)
1630 caps->value |= SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET;
1631 if (!(result.u & SVGA3D_DXFMT_BLENDABLE))
1632 caps->value |= SVGA3DFORMAT_OP_NOALPHABLEND;
1633 if (result.u & SVGA3D_DXFMT_DEPTH_RENDERTARGET)
1634 caps->value |= SVGA3DFORMAT_OP_ZSTENCIL;
1635 if (result.u & SVGA3D_DXFMT_SHADER_SAMPLE)
1636 caps->value |= (SVGA3DFORMAT_OP_TEXTURE |
1637 SVGA3DFORMAT_OP_CUBETEXTURE);
1638 if (result.u & SVGA3D_DXFMT_VOLUME)
1639 caps->value |= SVGA3DFORMAT_OP_VOLUMETEXTURE;
1640 }
1641 else {
1642 /* Return VGPU9 format cap as-is */
1643 caps->value = result.u;
1644 }
1645
1646 } else {
1647 /* Implicitly advertised format -- use default caps */
1648 caps->value = entry->defaultOperations;
1649 }
1650 }
1651
1652
1653 void
1654 svga_format_size(SVGA3dSurfaceFormat format,
1655 unsigned *block_width,
1656 unsigned *block_height,
1657 unsigned *bytes_per_block)
1658 {
1659 assert(format < ARRAY_SIZE(format_cap_table));
1660 *block_width = format_cap_table[format].block_width;
1661 *block_height = format_cap_table[format].block_height;
1662 *bytes_per_block = format_cap_table[format].block_bytes;
1663 /* Make sure the table entry was valid */
1664 if (*block_width == 0)
1665 debug_printf("Bad table entry for %s\n", svga_format_name(format));
1666 assert(*block_width);
1667 assert(*block_height);
1668 assert(*bytes_per_block);
1669 }
1670
1671
1672 const char *
1673 svga_format_name(SVGA3dSurfaceFormat format)
1674 {
1675 assert(format < ARRAY_SIZE(format_cap_table));
1676 return format_cap_table[format].name;
1677 }
1678
1679
1680 /**
1681 * Is the given SVGA3dSurfaceFormat a signed or unsigned integer color format?
1682 */
1683 boolean
1684 svga_format_is_integer(SVGA3dSurfaceFormat format)
1685 {
1686 switch (format) {
1687 case SVGA3D_R32G32B32A32_SINT:
1688 case SVGA3D_R32G32B32_SINT:
1689 case SVGA3D_R32G32_SINT:
1690 case SVGA3D_R32_SINT:
1691 case SVGA3D_R16G16B16A16_SINT:
1692 case SVGA3D_R16G16_SINT:
1693 case SVGA3D_R16_SINT:
1694 case SVGA3D_R8G8B8A8_SINT:
1695 case SVGA3D_R8G8_SINT:
1696 case SVGA3D_R8_SINT:
1697 case SVGA3D_R32G32B32A32_UINT:
1698 case SVGA3D_R32G32B32_UINT:
1699 case SVGA3D_R32G32_UINT:
1700 case SVGA3D_R32_UINT:
1701 case SVGA3D_R16G16B16A16_UINT:
1702 case SVGA3D_R16G16_UINT:
1703 case SVGA3D_R16_UINT:
1704 case SVGA3D_R8G8B8A8_UINT:
1705 case SVGA3D_R8G8_UINT:
1706 case SVGA3D_R8_UINT:
1707 case SVGA3D_R10G10B10A2_UINT:
1708 return TRUE;
1709 default:
1710 return FALSE;
1711 }
1712 }
1713
1714 boolean
1715 svga_format_support_gen_mips(enum pipe_format format)
1716 {
1717 assert(format < ARRAY_SIZE(format_conversion_table));
1718 return ((format_conversion_table[format].flags & TF_GEN_MIPS) > 0);
1719 }
1720
1721
1722 /**
1723 * Given a texture format, return the expected data type returned from
1724 * the texture sampler. For example, UNORM8 formats return floating point
1725 * values while SINT formats returned signed integer values.
1726 * Note: this function could be moved into the gallum u_format.[ch] code
1727 * if it's useful to anyone else.
1728 */
1729 enum tgsi_return_type
1730 svga_get_texture_datatype(enum pipe_format format)
1731 {
1732 const struct util_format_description *desc = util_format_description(format);
1733 enum tgsi_return_type t;
1734
1735 if (desc->layout == UTIL_FORMAT_LAYOUT_PLAIN ) {
1736 if (util_format_is_depth_or_stencil(format)) {
1737 t = TGSI_RETURN_TYPE_FLOAT; /* XXX revisit this */
1738 }
1739 else if (desc->channel[0].type == UTIL_FORMAT_TYPE_FLOAT) {
1740 t = TGSI_RETURN_TYPE_FLOAT;
1741 }
1742 else if (desc->channel[0].type == UTIL_FORMAT_TYPE_UNSIGNED) {
1743 t = desc->channel[0].normalized ? TGSI_RETURN_TYPE_UNORM : TGSI_RETURN_TYPE_UINT;
1744 }
1745 else if (desc->channel[0].type == UTIL_FORMAT_TYPE_SIGNED) {
1746 t = desc->channel[0].normalized ? TGSI_RETURN_TYPE_SNORM : TGSI_RETURN_TYPE_SINT;
1747 }
1748 else {
1749 assert(!"Unexpected channel type in svga_get_texture_datatype()");
1750 t = TGSI_RETURN_TYPE_FLOAT;
1751 }
1752 }
1753 else {
1754 /* compressed format, shared exponent format, etc. */
1755 switch (format) {
1756 case PIPE_FORMAT_DXT1_RGB:
1757 case PIPE_FORMAT_DXT1_RGBA:
1758 case PIPE_FORMAT_DXT3_RGBA:
1759 case PIPE_FORMAT_DXT5_RGBA:
1760 case PIPE_FORMAT_DXT1_SRGB:
1761 case PIPE_FORMAT_DXT1_SRGBA:
1762 case PIPE_FORMAT_DXT3_SRGBA:
1763 case PIPE_FORMAT_DXT5_SRGBA:
1764 case PIPE_FORMAT_RGTC1_UNORM:
1765 case PIPE_FORMAT_RGTC2_UNORM:
1766 case PIPE_FORMAT_LATC1_UNORM:
1767 case PIPE_FORMAT_LATC2_UNORM:
1768 case PIPE_FORMAT_ETC1_RGB8:
1769 t = TGSI_RETURN_TYPE_UNORM;
1770 break;
1771 case PIPE_FORMAT_RGTC1_SNORM:
1772 case PIPE_FORMAT_RGTC2_SNORM:
1773 case PIPE_FORMAT_LATC1_SNORM:
1774 case PIPE_FORMAT_LATC2_SNORM:
1775 case PIPE_FORMAT_R10G10B10X2_SNORM:
1776 t = TGSI_RETURN_TYPE_SNORM;
1777 break;
1778 case PIPE_FORMAT_R11G11B10_FLOAT:
1779 case PIPE_FORMAT_R9G9B9E5_FLOAT:
1780 t = TGSI_RETURN_TYPE_FLOAT;
1781 break;
1782 default:
1783 assert(!"Unexpected channel type in svga_get_texture_datatype()");
1784 t = TGSI_RETURN_TYPE_FLOAT;
1785 }
1786 }
1787
1788 return t;
1789 }
1790
1791
1792 /**
1793 * Given an svga context, return true iff there are currently any integer color
1794 * buffers attached to the framebuffer.
1795 */
1796 boolean
1797 svga_has_any_integer_cbufs(const struct svga_context *svga)
1798 {
1799 unsigned i;
1800 for (i = 0; i < PIPE_MAX_COLOR_BUFS; ++i) {
1801 struct pipe_surface *cbuf = svga->curr.framebuffer.cbufs[i];
1802
1803 if (cbuf && util_format_is_pure_integer(cbuf->format)) {
1804 return TRUE;
1805 }
1806 }
1807 return FALSE;
1808 }
1809
1810
1811 /**
1812 * Given an SVGA format, return the corresponding typeless format.
1813 * If there is no typeless format, return the format unchanged.
1814 */
1815 SVGA3dSurfaceFormat
1816 svga_typeless_format(SVGA3dSurfaceFormat format)
1817 {
1818 switch (format) {
1819 case SVGA3D_R32G32B32A32_UINT:
1820 case SVGA3D_R32G32B32A32_SINT:
1821 case SVGA3D_R32G32B32A32_FLOAT:
1822 return SVGA3D_R32G32B32A32_TYPELESS;
1823 case SVGA3D_R32G32B32_FLOAT:
1824 case SVGA3D_R32G32B32_UINT:
1825 case SVGA3D_R32G32B32_SINT:
1826 return SVGA3D_R32G32B32_TYPELESS;
1827 case SVGA3D_R16G16B16A16_UINT:
1828 case SVGA3D_R16G16B16A16_UNORM:
1829 case SVGA3D_R16G16B16A16_SNORM:
1830 case SVGA3D_R16G16B16A16_SINT:
1831 case SVGA3D_R16G16B16A16_FLOAT:
1832 return SVGA3D_R16G16B16A16_TYPELESS;
1833 case SVGA3D_R32G32_UINT:
1834 case SVGA3D_R32G32_SINT:
1835 case SVGA3D_R32G32_FLOAT:
1836 return SVGA3D_R32G32_TYPELESS;
1837 case SVGA3D_D32_FLOAT_S8X24_UINT:
1838 case SVGA3D_X32_G8X24_UINT:
1839 case SVGA3D_R32G8X24_TYPELESS:
1840 return SVGA3D_R32G8X24_TYPELESS;
1841 case SVGA3D_R10G10B10A2_UINT:
1842 case SVGA3D_R10G10B10A2_UNORM:
1843 return SVGA3D_R10G10B10A2_TYPELESS;
1844 case SVGA3D_R8G8B8A8_UNORM:
1845 case SVGA3D_R8G8B8A8_SNORM:
1846 case SVGA3D_R8G8B8A8_UNORM_SRGB:
1847 case SVGA3D_R8G8B8A8_UINT:
1848 case SVGA3D_R8G8B8A8_SINT:
1849 case SVGA3D_R8G8B8A8_TYPELESS:
1850 return SVGA3D_R8G8B8A8_TYPELESS;
1851 case SVGA3D_R16G16_UINT:
1852 case SVGA3D_R16G16_SINT:
1853 case SVGA3D_R16G16_UNORM:
1854 case SVGA3D_R16G16_SNORM:
1855 case SVGA3D_R16G16_FLOAT:
1856 return SVGA3D_R16G16_TYPELESS;
1857 case SVGA3D_D32_FLOAT:
1858 case SVGA3D_R32_FLOAT:
1859 case SVGA3D_R32_UINT:
1860 case SVGA3D_R32_SINT:
1861 case SVGA3D_R32_TYPELESS:
1862 return SVGA3D_R32_TYPELESS;
1863 case SVGA3D_D24_UNORM_S8_UINT:
1864 case SVGA3D_R24G8_TYPELESS:
1865 return SVGA3D_R24G8_TYPELESS;
1866 case SVGA3D_X24_G8_UINT:
1867 return SVGA3D_R24_UNORM_X8;
1868 case SVGA3D_R8G8_UNORM:
1869 case SVGA3D_R8G8_SNORM:
1870 case SVGA3D_R8G8_UINT:
1871 case SVGA3D_R8G8_SINT:
1872 return SVGA3D_R8G8_TYPELESS;
1873 case SVGA3D_D16_UNORM:
1874 case SVGA3D_R16_UNORM:
1875 case SVGA3D_R16_UINT:
1876 case SVGA3D_R16_SNORM:
1877 case SVGA3D_R16_SINT:
1878 case SVGA3D_R16_FLOAT:
1879 case SVGA3D_R16_TYPELESS:
1880 return SVGA3D_R16_TYPELESS;
1881 case SVGA3D_R8_UNORM:
1882 case SVGA3D_R8_UINT:
1883 case SVGA3D_R8_SNORM:
1884 case SVGA3D_R8_SINT:
1885 return SVGA3D_R8_TYPELESS;
1886 case SVGA3D_B8G8R8A8_UNORM_SRGB:
1887 case SVGA3D_B8G8R8A8_UNORM:
1888 case SVGA3D_B8G8R8A8_TYPELESS:
1889 return SVGA3D_B8G8R8A8_TYPELESS;
1890 case SVGA3D_B8G8R8X8_UNORM_SRGB:
1891 case SVGA3D_B8G8R8X8_UNORM:
1892 case SVGA3D_B8G8R8X8_TYPELESS:
1893 return SVGA3D_B8G8R8X8_TYPELESS;
1894 case SVGA3D_BC1_UNORM:
1895 case SVGA3D_BC1_UNORM_SRGB:
1896 case SVGA3D_BC1_TYPELESS:
1897 return SVGA3D_BC1_TYPELESS;
1898 case SVGA3D_BC2_UNORM:
1899 case SVGA3D_BC2_UNORM_SRGB:
1900 case SVGA3D_BC2_TYPELESS:
1901 return SVGA3D_BC2_TYPELESS;
1902 case SVGA3D_BC3_UNORM:
1903 case SVGA3D_BC3_UNORM_SRGB:
1904 case SVGA3D_BC3_TYPELESS:
1905 return SVGA3D_BC3_TYPELESS;
1906 case SVGA3D_BC4_UNORM:
1907 case SVGA3D_BC4_SNORM:
1908 return SVGA3D_BC4_TYPELESS;
1909 case SVGA3D_BC5_UNORM:
1910 case SVGA3D_BC5_SNORM:
1911 return SVGA3D_BC5_TYPELESS;
1912
1913 /* Special cases (no corresponding _TYPELESS formats) */
1914 case SVGA3D_A8_UNORM:
1915 case SVGA3D_B5G5R5A1_UNORM:
1916 case SVGA3D_B5G6R5_UNORM:
1917 case SVGA3D_R11G11B10_FLOAT:
1918 case SVGA3D_R9G9B9E5_SHAREDEXP:
1919 return format;
1920 default:
1921 debug_printf("Unexpected format %s in %s\n",
1922 svga_format_name(format), __FUNCTION__);
1923 return format;
1924 }
1925 }
1926
1927
1928 /**
1929 * Given a surface format, return the corresponding format to use for
1930 * a texture sampler. In most cases, it's the format unchanged, but there
1931 * are some special cases.
1932 */
1933 SVGA3dSurfaceFormat
1934 svga_sampler_format(SVGA3dSurfaceFormat format)
1935 {
1936 switch (format) {
1937 case SVGA3D_D16_UNORM:
1938 return SVGA3D_R16_UNORM;
1939 case SVGA3D_D24_UNORM_S8_UINT:
1940 return SVGA3D_R24_UNORM_X8;
1941 case SVGA3D_D32_FLOAT:
1942 return SVGA3D_R32_FLOAT;
1943 case SVGA3D_D32_FLOAT_S8X24_UINT:
1944 return SVGA3D_R32_FLOAT_X8X24;
1945 default:
1946 return format;
1947 }
1948 }
1949
1950
1951 /**
1952 * Is the given format an uncompressed snorm format?
1953 */
1954 bool
1955 svga_format_is_uncompressed_snorm(SVGA3dSurfaceFormat format)
1956 {
1957 switch (format) {
1958 case SVGA3D_R8G8B8A8_SNORM:
1959 case SVGA3D_R8G8_SNORM:
1960 case SVGA3D_R8_SNORM:
1961 case SVGA3D_R16G16B16A16_SNORM:
1962 case SVGA3D_R16G16_SNORM:
1963 case SVGA3D_R16_SNORM:
1964 return true;
1965 default:
1966 return false;
1967 }
1968 }
1969
1970
1971 bool
1972 svga_format_is_typeless(SVGA3dSurfaceFormat format)
1973 {
1974 switch (format) {
1975 case SVGA3D_R32G32B32A32_TYPELESS:
1976 case SVGA3D_R32G32B32_TYPELESS:
1977 case SVGA3D_R16G16B16A16_TYPELESS:
1978 case SVGA3D_R32G32_TYPELESS:
1979 case SVGA3D_R32G8X24_TYPELESS:
1980 case SVGA3D_R10G10B10A2_TYPELESS:
1981 case SVGA3D_R8G8B8A8_TYPELESS:
1982 case SVGA3D_R16G16_TYPELESS:
1983 case SVGA3D_R32_TYPELESS:
1984 case SVGA3D_R24G8_TYPELESS:
1985 case SVGA3D_R8G8_TYPELESS:
1986 case SVGA3D_R16_TYPELESS:
1987 case SVGA3D_R8_TYPELESS:
1988 case SVGA3D_BC1_TYPELESS:
1989 case SVGA3D_BC2_TYPELESS:
1990 case SVGA3D_BC3_TYPELESS:
1991 case SVGA3D_BC4_TYPELESS:
1992 case SVGA3D_BC5_TYPELESS:
1993 case SVGA3D_B8G8R8A8_TYPELESS:
1994 case SVGA3D_B8G8R8X8_TYPELESS:
1995 return true;
1996 default:
1997 return false;
1998 }
1999 }
2000
2001
2002 /**
2003 * \brief Can we import a surface with a given SVGA3D format as a texture?
2004 *
2005 * \param ss[in] pointer to the svga screen.
2006 * \param pformat[in] pipe format of the local texture.
2007 * \param sformat[in] svga3d format of the imported surface.
2008 * \param bind[in] bind flags of the imported texture.
2009 * \param verbose[in] Print out incompatibilities in debug mode.
2010 */
2011 bool
2012 svga_format_is_shareable(const struct svga_screen *ss,
2013 enum pipe_format pformat,
2014 SVGA3dSurfaceFormat sformat,
2015 unsigned bind,
2016 bool verbose)
2017 {
2018 SVGA3dSurfaceFormat default_format =
2019 svga_translate_format(ss, pformat, bind);
2020 int i;
2021
2022 if (default_format == SVGA3D_FORMAT_INVALID)
2023 return false;
2024 if (default_format == sformat)
2025 return true;
2026
2027 for (i = 0; i < ARRAY_SIZE(format_compats); ++i) {
2028 if (format_compats[i].pformat == pformat) {
2029 const SVGA3dSurfaceFormat *compat_format =
2030 format_compats[i].compat_format;
2031 while (*compat_format != 0) {
2032 if (*compat_format == sformat)
2033 return true;
2034 compat_format++;
2035 }
2036 }
2037 }
2038
2039 if (verbose) {
2040 debug_printf("Incompatible imported surface format.\n");
2041 debug_printf("Texture format: \"%s\". Imported format: \"%s\".\n",
2042 svga_format_name(default_format),
2043 svga_format_name(sformat));
2044 }
2045
2046 return false;
2047 }
2048
2049
2050 /**
2051 * Return the sRGB format which corresponds to the given (linear) format.
2052 * If there's no such sRGB format, return the format as-is.
2053 */
2054 SVGA3dSurfaceFormat
2055 svga_linear_to_srgb(SVGA3dSurfaceFormat format)
2056 {
2057 switch (format) {
2058 case SVGA3D_R8G8B8A8_UNORM:
2059 return SVGA3D_R8G8B8A8_UNORM_SRGB;
2060 case SVGA3D_BC1_UNORM:
2061 return SVGA3D_BC1_UNORM_SRGB;
2062 case SVGA3D_BC2_UNORM:
2063 return SVGA3D_BC2_UNORM_SRGB;
2064 case SVGA3D_BC3_UNORM:
2065 return SVGA3D_BC3_UNORM_SRGB;
2066 case SVGA3D_B8G8R8A8_UNORM:
2067 return SVGA3D_B8G8R8A8_UNORM_SRGB;
2068 case SVGA3D_B8G8R8X8_UNORM:
2069 return SVGA3D_B8G8R8X8_UNORM_SRGB;
2070 default:
2071 return format;
2072 }
2073 }
2074
2075
2076 /**
2077 * Implement pipe_screen::is_format_supported().
2078 * \param bindings bitmask of PIPE_BIND_x flags
2079 */
2080 boolean
2081 svga_is_format_supported(struct pipe_screen *screen,
2082 enum pipe_format format,
2083 enum pipe_texture_target target,
2084 unsigned sample_count,
2085 unsigned bindings)
2086 {
2087 struct svga_screen *ss = svga_screen(screen);
2088 SVGA3dSurfaceFormat svga_format;
2089 SVGA3dSurfaceFormatCaps caps;
2090 SVGA3dSurfaceFormatCaps mask;
2091
2092 assert(bindings);
2093
2094 if (sample_count > 1) {
2095 /* In ms_samples, if bit N is set it means that we support
2096 * multisample with N+1 samples per pixel.
2097 */
2098 if ((ss->ms_samples & (1 << (sample_count - 1))) == 0) {
2099 return FALSE;
2100 }
2101 }
2102
2103 svga_format = svga_translate_format(ss, format, bindings);
2104 if (svga_format == SVGA3D_FORMAT_INVALID) {
2105 return FALSE;
2106 }
2107
2108 if (!ss->sws->have_vgpu10 &&
2109 util_format_is_srgb(format) &&
2110 (bindings & PIPE_BIND_DISPLAY_TARGET)) {
2111 /* We only support sRGB rendering with vgpu10 */
2112 return FALSE;
2113 }
2114
2115 /*
2116 * For VGPU10 vertex formats, skip querying host capabilities
2117 */
2118
2119 if (ss->sws->have_vgpu10 && (bindings & PIPE_BIND_VERTEX_BUFFER)) {
2120 SVGA3dSurfaceFormat svga_format;
2121 unsigned flags;
2122 svga_translate_vertex_format_vgpu10(format, &svga_format, &flags);
2123 return svga_format != SVGA3D_FORMAT_INVALID;
2124 }
2125
2126 /*
2127 * Override host capabilities, so that we end up with the same
2128 * visuals for all virtual hardware implementations.
2129 */
2130 if (bindings & PIPE_BIND_DISPLAY_TARGET) {
2131 switch (svga_format) {
2132 case SVGA3D_A8R8G8B8:
2133 case SVGA3D_X8R8G8B8:
2134 case SVGA3D_R5G6B5:
2135 break;
2136
2137 /* VGPU10 formats */
2138 case SVGA3D_B8G8R8A8_UNORM:
2139 case SVGA3D_B8G8R8X8_UNORM:
2140 case SVGA3D_B5G6R5_UNORM:
2141 case SVGA3D_B8G8R8X8_UNORM_SRGB:
2142 case SVGA3D_B8G8R8A8_UNORM_SRGB:
2143 case SVGA3D_R8G8B8A8_UNORM_SRGB:
2144 break;
2145
2146 /* Often unsupported/problematic. This means we end up with the same
2147 * visuals for all virtual hardware implementations.
2148 */
2149 case SVGA3D_A4R4G4B4:
2150 case SVGA3D_A1R5G5B5:
2151 return FALSE;
2152
2153 default:
2154 return FALSE;
2155 }
2156 }
2157
2158 /*
2159 * Query the host capabilities.
2160 */
2161 svga_get_format_cap(ss, svga_format, &caps);
2162
2163 if (bindings & PIPE_BIND_RENDER_TARGET) {
2164 /* Check that the color surface is blendable, unless it's an
2165 * integer format.
2166 */
2167 if (!svga_format_is_integer(svga_format) &&
2168 (caps.value & SVGA3DFORMAT_OP_NOALPHABLEND)) {
2169 return FALSE;
2170 }
2171 }
2172
2173 mask.value = 0;
2174 if (bindings & PIPE_BIND_RENDER_TARGET) {
2175 mask.value |= SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET;
2176 }
2177 if (bindings & PIPE_BIND_DEPTH_STENCIL) {
2178 mask.value |= SVGA3DFORMAT_OP_ZSTENCIL;
2179 }
2180 if (bindings & PIPE_BIND_SAMPLER_VIEW) {
2181 mask.value |= SVGA3DFORMAT_OP_TEXTURE;
2182 }
2183
2184 if (target == PIPE_TEXTURE_CUBE) {
2185 mask.value |= SVGA3DFORMAT_OP_CUBETEXTURE;
2186 }
2187 else if (target == PIPE_TEXTURE_3D) {
2188 mask.value |= SVGA3DFORMAT_OP_VOLUMETEXTURE;
2189 }
2190
2191 return (caps.value & mask.value) == mask.value;
2192 }