src/gallium/drivers/svga/svga_screen.c

   1 /**********************************************************
   2  * Copyright 2008-2009 VMware, Inc.  All rights reserved.
   3  *
   4  * Permission is hereby granted, free of charge, to any person
   5  * obtaining a copy of this software and associated documentation
   6  * files (the "Software"), to deal in the Software without
   7  * restriction, including without limitation the rights to use, copy,
   8  * modify, merge, publish, distribute, sublicense, and/or sell copies
   9  * of the Software, and to permit persons to whom the Software is
  10  * furnished to do so, subject to the following conditions:
  11  *
  12  * The above copyright notice and this permission notice shall be
  13  * included in all copies or substantial portions of the Software.
  14  *
  15  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  16  * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  17  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  18  * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  19  * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  20  * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  21  * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  22  * SOFTWARE.
  23  *
  24  **********************************************************/
  25
  26 #include "git_sha1.h" /* For MESA_GIT_SHA1 */
  27 #include "util/u_format.h"
  28 #include "util/u_memory.h"
  29 #include "util/u_inlines.h"
  30 #include "util/u_string.h"
  31 #include "util/u_math.h"
  32
  33 #include "os/os_process.h"
  34
  35 #include "svga_winsys.h"
  36 #include "svga_public.h"
  37 #include "svga_context.h"
  38 #include "svga_format.h"
  39 #include "svga_msg.h"
  40 #include "svga_screen.h"
  41 #include "svga_tgsi.h"
  42 #include "svga_resource_texture.h"
  43 #include "svga_resource.h"
  44 #include "svga_debug.h"
  45
  46 #include "svga3d_shaderdefs.h"
  47 #include "VGPU10ShaderTokens.h"
  48
  49 /* NOTE: this constant may get moved into a svga3d*.h header file */
  50 #define SVGA3D_DX_MAX_RESOURCE_SIZE (128 * 1024 * 1024)
  51
  52 #ifdef DEBUG
  53 int SVGA_DEBUG = 0;
  54
  55 static const struct debug_named_value svga_debug_flags[] = {
  56    { "dma",         DEBUG_DMA, NULL },
  57    { "tgsi",        DEBUG_TGSI, NULL },
  58    { "pipe",        DEBUG_PIPE, NULL },
  59    { "state",       DEBUG_STATE, NULL },
  60    { "screen",      DEBUG_SCREEN, NULL },
  61    { "tex",         DEBUG_TEX, NULL },
  62    { "swtnl",       DEBUG_SWTNL, NULL },
  63    { "const",       DEBUG_CONSTS, NULL },
  64    { "viewport",    DEBUG_VIEWPORT, NULL },
  65    { "views",       DEBUG_VIEWS, NULL },
  66    { "perf",        DEBUG_PERF, NULL },
  67    { "flush",       DEBUG_FLUSH, NULL },
  68    { "sync",        DEBUG_SYNC, NULL },
  69    { "cache",       DEBUG_CACHE, NULL },
  70    { "streamout",   DEBUG_STREAMOUT, NULL },
  71    { "query",       DEBUG_QUERY, NULL },
  72    { "samplers",    DEBUG_SAMPLERS, NULL },
  73    DEBUG_NAMED_VALUE_END
  74 };
  75 #endif
  76
  77 static const char *
  78 svga_get_vendor( struct pipe_screen *pscreen )
  79 {
  80    return "VMware, Inc.";
  81 }
  82
  83
  84 static const char *
  85 svga_get_name( struct pipe_screen *pscreen )
  86 {
  87    const char *build = "", *llvm = "", *mutex = "";
  88    static char name[100];
  89 #ifdef DEBUG
  90    /* Only return internal details in the DEBUG version:
  91     */
  92    build = "build: DEBUG;";
  93    mutex = "mutex: " PIPE_ATOMIC ";";
  94 #elif defined(VMX86_STATS)
  95    build = "build: OPT;";
  96 #else
  97    build = "build: RELEASE;";
  98 #endif
  99 #ifdef HAVE_LLVM
 100    llvm = "LLVM;";
 101 #endif
 102
 103    util_snprintf(name, sizeof(name), "SVGA3D; %s %s %s", build, mutex, llvm);
 104    return name;
 105 }
 106
 107
 108 /** Helper for querying float-valued device cap */
 109 static float
 110 get_float_cap(struct svga_winsys_screen *sws, SVGA3dDevCapIndex cap,
 111               float defaultVal)
 112 {
 113    SVGA3dDevCapResult result;
 114    if (sws->get_cap(sws, cap, &result))
 115       return result.f;
 116    else
 117       return defaultVal;
 118 }
 119
 120
 121 /** Helper for querying uint-valued device cap */
 122 static unsigned
 123 get_uint_cap(struct svga_winsys_screen *sws, SVGA3dDevCapIndex cap,
 124              unsigned defaultVal)
 125 {
 126    SVGA3dDevCapResult result;
 127    if (sws->get_cap(sws, cap, &result))
 128       return result.u;
 129    else
 130       return defaultVal;
 131 }
 132
 133
 134 /** Helper for querying boolean-valued device cap */
 135 static boolean
 136 get_bool_cap(struct svga_winsys_screen *sws, SVGA3dDevCapIndex cap,
 137              boolean defaultVal)
 138 {
 139    SVGA3dDevCapResult result;
 140    if (sws->get_cap(sws, cap, &result))
 141       return result.b;
 142    else
 143       return defaultVal;
 144 }
 145
 146
 147 static float
 148 svga_get_paramf(struct pipe_screen *screen, enum pipe_capf param)
 149 {
 150    struct svga_screen *svgascreen = svga_screen(screen);
 151    struct svga_winsys_screen *sws = svgascreen->sws;
 152
 153    switch (param) {
 154    case PIPE_CAPF_MAX_LINE_WIDTH:
 155       return svgascreen->maxLineWidth;
 156    case PIPE_CAPF_MAX_LINE_WIDTH_AA:
 157       return svgascreen->maxLineWidthAA;
 158
 159    case PIPE_CAPF_MAX_POINT_WIDTH:
 160       /* fall-through */
 161    case PIPE_CAPF_MAX_POINT_WIDTH_AA:
 162       return svgascreen->maxPointSize;
 163
 164    case PIPE_CAPF_MAX_TEXTURE_ANISOTROPY:
 165       return (float) get_uint_cap(sws, SVGA3D_DEVCAP_MAX_TEXTURE_ANISOTROPY, 4);
 166
 167    case PIPE_CAPF_MAX_TEXTURE_LOD_BIAS:
 168       return 15.0;
 169
 170    case PIPE_CAPF_MIN_CONSERVATIVE_RASTER_DILATE:
 171       /* fall-through */
 172    case PIPE_CAPF_MAX_CONSERVATIVE_RASTER_DILATE:
 173       /* fall-through */
 174    case PIPE_CAPF_CONSERVATIVE_RASTER_DILATE_GRANULARITY:
 175       return 0.0f;
 176
 177    }
 178
 179    debug_printf("Unexpected PIPE_CAPF_ query %u\n", param);
 180    return 0;
 181 }
 182
 183
 184 static int
 185 svga_get_param(struct pipe_screen *screen, enum pipe_cap param)
 186 {
 187    struct svga_screen *svgascreen = svga_screen(screen);
 188    struct svga_winsys_screen *sws = svgascreen->sws;
 189    SVGA3dDevCapResult result;
 190
 191    switch (param) {
 192    case PIPE_CAP_NPOT_TEXTURES:
 193    case PIPE_CAP_MIXED_FRAMEBUFFER_SIZES:
 194    case PIPE_CAP_MIXED_COLOR_DEPTH_BITS:
 195       return 1;
 196    case PIPE_CAP_MAX_DUAL_SOURCE_RENDER_TARGETS:
 197       /*
 198        * "In virtually every OpenGL implementation and hardware,
 199        * GL_MAX_DUAL_SOURCE_DRAW_BUFFERS is 1"
 200        * http://www.opengl.org/wiki/Blending
 201        */
 202       return sws->have_vgpu10 ? 1 : 0;
 203    case PIPE_CAP_ANISOTROPIC_FILTER:
 204       return 1;
 205    case PIPE_CAP_POINT_SPRITE:
 206       return 1;
 207    case PIPE_CAP_TGSI_TEXCOORD:
 208       return 0;
 209    case PIPE_CAP_MAX_RENDER_TARGETS:
 210       return svgascreen->max_color_buffers;
 211    case PIPE_CAP_OCCLUSION_QUERY:
 212       return 1;
 213    case PIPE_CAP_QUERY_TIME_ELAPSED:
 214       return 0;
 215    case PIPE_CAP_TEXTURE_BUFFER_OBJECTS:
 216       return sws->have_vgpu10;
 217    case PIPE_CAP_TEXTURE_SWIZZLE:
 218       return 1;
 219    case PIPE_CAP_TEXTURE_BORDER_COLOR_QUIRK:
 220       return 0;
 221    case PIPE_CAP_USER_VERTEX_BUFFERS:
 222       return 0;
 223    case PIPE_CAP_CONSTANT_BUFFER_OFFSET_ALIGNMENT:
 224       return 256;
 225
 226    case PIPE_CAP_MAX_TEXTURE_2D_LEVELS:
 227       {
 228          unsigned levels = SVGA_MAX_TEXTURE_LEVELS;
 229          if (sws->get_cap(sws, SVGA3D_DEVCAP_MAX_TEXTURE_WIDTH, &result))
 230             levels = MIN2(util_logbase2(result.u) + 1, levels);
 231          else
 232             levels = 12 /* 2048x2048 */;
 233          if (sws->get_cap(sws, SVGA3D_DEVCAP_MAX_TEXTURE_HEIGHT, &result))
 234             levels = MIN2(util_logbase2(result.u) + 1, levels);
 235          else
 236             levels = 12 /* 2048x2048 */;
 237          return levels;
 238       }
 239
 240    case PIPE_CAP_MAX_TEXTURE_3D_LEVELS:
 241       if (!sws->get_cap(sws, SVGA3D_DEVCAP_MAX_VOLUME_EXTENT, &result))
 242          return 8;  /* max 128x128x128 */
 243       return MIN2(util_logbase2(result.u) + 1, SVGA_MAX_TEXTURE_LEVELS);
 244
 245    case PIPE_CAP_MAX_TEXTURE_CUBE_LEVELS:
 246       /*
 247        * No mechanism to query the host, and at least limited to 2048x2048 on
 248        * certain hardware.
 249        */
 250       return MIN2(screen->get_param(screen, PIPE_CAP_MAX_TEXTURE_2D_LEVELS),
 251                   12 /* 2048x2048 */);
 252
 253    case PIPE_CAP_MAX_TEXTURE_ARRAY_LAYERS:
 254       return sws->have_vgpu10 ? SVGA3D_MAX_SURFACE_ARRAYSIZE : 0;
 255
 256    case PIPE_CAP_BLEND_EQUATION_SEPARATE: /* req. for GL 1.5 */
 257       return 1;
 258
 259    case PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT:
 260       return 1;
 261    case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER:
 262       return sws->have_vgpu10;
 263    case PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT:
 264       return 0;
 265    case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER:
 266       return !sws->have_vgpu10;
 267
 268    case PIPE_CAP_VERTEX_COLOR_UNCLAMPED:
 269       return 1; /* The color outputs of vertex shaders are not clamped */
 270    case PIPE_CAP_VERTEX_COLOR_CLAMPED:
 271       return 0; /* The driver can't clamp vertex colors */
 272    case PIPE_CAP_FRAGMENT_COLOR_CLAMPED:
 273       return 0; /* The driver can't clamp fragment colors */
 274
 275    case PIPE_CAP_MIXED_COLORBUFFER_FORMATS:
 276       return 1; /* expected for GL_ARB_framebuffer_object */
 277
 278    case PIPE_CAP_GLSL_FEATURE_LEVEL:
 279       return sws->have_vgpu10 ? 330 : 120;
 280
 281    case PIPE_CAP_GLSL_FEATURE_LEVEL_COMPATIBILITY:
 282       return sws->have_vgpu10 ? 140 : 120;
 283
 284    case PIPE_CAP_PREFER_BLIT_BASED_TEXTURE_TRANSFER:
 285       return 0;
 286
 287    case PIPE_CAP_SM3:
 288       return 1;
 289
 290    case PIPE_CAP_DEPTH_CLIP_DISABLE:
 291    case PIPE_CAP_INDEP_BLEND_ENABLE:
 292    case PIPE_CAP_CONDITIONAL_RENDER:
 293    case PIPE_CAP_QUERY_TIMESTAMP:
 294    case PIPE_CAP_TGSI_INSTANCEID:
 295    case PIPE_CAP_VERTEX_ELEMENT_INSTANCE_DIVISOR:
 296    case PIPE_CAP_SEAMLESS_CUBE_MAP:
 297    case PIPE_CAP_FAKE_SW_MSAA:
 298       return sws->have_vgpu10;
 299
 300    case PIPE_CAP_MAX_STREAM_OUTPUT_BUFFERS:
 301       return sws->have_vgpu10 ? SVGA3D_DX_MAX_SOTARGETS : 0;
 302    case PIPE_CAP_MAX_STREAM_OUTPUT_SEPARATE_COMPONENTS:
 303       return sws->have_vgpu10 ? 4 : 0;
 304    case PIPE_CAP_MAX_STREAM_OUTPUT_INTERLEAVED_COMPONENTS:
 305       return sws->have_vgpu10 ? SVGA3D_MAX_STREAMOUT_DECLS : 0;
 306    case PIPE_CAP_STREAM_OUTPUT_PAUSE_RESUME:
 307    case PIPE_CAP_STREAM_OUTPUT_INTERLEAVE_BUFFERS:
 308       return 0;
 309    case PIPE_CAP_TEXTURE_MULTISAMPLE:
 310       return svgascreen->ms_samples ? 1 : 0;
 311
 312    case PIPE_CAP_MAX_TEXTURE_BUFFER_SIZE:
 313       /* convert bytes to texels for the case of the largest texel
 314        * size: float[4].
 315        */
 316       return SVGA3D_DX_MAX_RESOURCE_SIZE / (4 * sizeof(float));
 317
 318    case PIPE_CAP_MIN_TEXEL_OFFSET:
 319       return sws->have_vgpu10 ? VGPU10_MIN_TEXEL_FETCH_OFFSET : 0;
 320    case PIPE_CAP_MAX_TEXEL_OFFSET:
 321       return sws->have_vgpu10 ? VGPU10_MAX_TEXEL_FETCH_OFFSET : 0;
 322
 323    case PIPE_CAP_MIN_TEXTURE_GATHER_OFFSET:
 324    case PIPE_CAP_MAX_TEXTURE_GATHER_OFFSET:
 325       return 0;
 326
 327    case PIPE_CAP_MAX_GEOMETRY_OUTPUT_VERTICES:
 328       return sws->have_vgpu10 ? 256 : 0;
 329    case PIPE_CAP_MAX_GEOMETRY_TOTAL_OUTPUT_COMPONENTS:
 330       return sws->have_vgpu10 ? 1024 : 0;
 331
 332    case PIPE_CAP_PRIMITIVE_RESTART:
 333       return 1; /* may be a sw fallback, depending on restart index */
 334
 335    case PIPE_CAP_GENERATE_MIPMAP:
 336       return sws->have_generate_mipmap_cmd;
 337
 338    case PIPE_CAP_NATIVE_FENCE_FD:
 339       return sws->have_fence_fd;
 340
 341    case PIPE_CAP_QUADS_FOLLOW_PROVOKING_VERTEX_CONVENTION:
 342       return 1;
 343
 344    /* Unsupported features */
 345    case PIPE_CAP_TEXTURE_MIRROR_CLAMP:
 346    case PIPE_CAP_SHADER_STENCIL_EXPORT:
 347    case PIPE_CAP_SEAMLESS_CUBE_MAP_PER_TEXTURE:
 348    case PIPE_CAP_INDEP_BLEND_FUNC:
 349    case PIPE_CAP_TEXTURE_BARRIER:
 350    case PIPE_CAP_MAX_VERTEX_STREAMS:
 351    case PIPE_CAP_TGSI_CAN_COMPACT_CONSTANTS:
 352    case PIPE_CAP_COMPUTE:
 353    case PIPE_CAP_START_INSTANCE:
 354    case PIPE_CAP_CUBE_MAP_ARRAY:
 355    case PIPE_CAP_TEXTURE_BUFFER_OFFSET_ALIGNMENT:
 356    case PIPE_CAP_QUERY_PIPELINE_STATISTICS:
 357    case PIPE_CAP_TGSI_VS_LAYER_VIEWPORT:
 358    case PIPE_CAP_MAX_TEXTURE_GATHER_COMPONENTS:
 359    case PIPE_CAP_TEXTURE_GATHER_SM5:
 360    case PIPE_CAP_BUFFER_MAP_PERSISTENT_COHERENT:
 361    case PIPE_CAP_TEXTURE_QUERY_LOD:
 362    case PIPE_CAP_SAMPLE_SHADING:
 363    case PIPE_CAP_TEXTURE_GATHER_OFFSETS:
 364    case PIPE_CAP_TGSI_VS_WINDOW_SPACE_POSITION:
 365    case PIPE_CAP_DRAW_INDIRECT:
 366    case PIPE_CAP_MULTI_DRAW_INDIRECT:
 367    case PIPE_CAP_MULTI_DRAW_INDIRECT_PARAMS:
 368    case PIPE_CAP_TGSI_FS_FINE_DERIVATIVE:
 369    case PIPE_CAP_CONDITIONAL_RENDER_INVERTED:
 370    case PIPE_CAP_SAMPLER_VIEW_TARGET:
 371    case PIPE_CAP_CLIP_HALFZ:
 372    case PIPE_CAP_VERTEXID_NOBASE:
 373    case PIPE_CAP_POLYGON_OFFSET_CLAMP:
 374    case PIPE_CAP_MULTISAMPLE_Z_RESOLVE:
 375    case PIPE_CAP_TGSI_PACK_HALF_FLOAT:
 376    case PIPE_CAP_SHADER_BUFFER_OFFSET_ALIGNMENT:
 377    case PIPE_CAP_INVALIDATE_BUFFER:
 378    case PIPE_CAP_STRING_MARKER:
 379    case PIPE_CAP_SURFACE_REINTERPRET_BLOCKS:
 380    case PIPE_CAP_QUERY_MEMORY_INFO:
 381    case PIPE_CAP_PCI_GROUP:
 382    case PIPE_CAP_PCI_BUS:
 383    case PIPE_CAP_PCI_DEVICE:
 384    case PIPE_CAP_PCI_FUNCTION:
 385    case PIPE_CAP_ROBUST_BUFFER_ACCESS_BEHAVIOR:
 386    case PIPE_CAP_CONSERVATIVE_RASTER_POST_SNAP_TRIANGLES:
 387    case PIPE_CAP_CONSERVATIVE_RASTER_POST_SNAP_POINTS_LINES:
 388    case PIPE_CAP_CONSERVATIVE_RASTER_PRE_SNAP_TRIANGLES:
 389    case PIPE_CAP_CONSERVATIVE_RASTER_PRE_SNAP_POINTS_LINES:
 390    case PIPE_CAP_CONSERVATIVE_RASTER_POST_DEPTH_COVERAGE:
 391    case PIPE_CAP_MAX_CONSERVATIVE_RASTER_SUBPIXEL_PRECISION_BIAS:
 392       return 0;
 393    case PIPE_CAP_MIN_MAP_BUFFER_ALIGNMENT:
 394       return 64;
 395    case PIPE_CAP_VERTEX_BUFFER_STRIDE_4BYTE_ALIGNED_ONLY:
 396    case PIPE_CAP_VERTEX_BUFFER_OFFSET_4BYTE_ALIGNED_ONLY:
 397    case PIPE_CAP_VERTEX_ELEMENT_SRC_OFFSET_4BYTE_ALIGNED_ONLY:
 398       return 1;  /* need 4-byte alignment for all offsets and strides */
 399    case PIPE_CAP_MAX_VERTEX_ATTRIB_STRIDE:
 400       return 2048;
 401    case PIPE_CAP_MAX_VIEWPORTS:
 402       return 1;
 403    case PIPE_CAP_ENDIANNESS:
 404       return PIPE_ENDIAN_LITTLE;
 405
 406    case PIPE_CAP_VENDOR_ID:
 407       return 0x15ad; /* VMware Inc. */
 408    case PIPE_CAP_DEVICE_ID:
 409       return 0x0405; /* assume SVGA II */
 410    case PIPE_CAP_ACCELERATED:
 411       return 0; /* XXX: */
 412    case PIPE_CAP_VIDEO_MEMORY:
 413       /* XXX: Query the host ? */
 414       return 1;
 415    case PIPE_CAP_COPY_BETWEEN_COMPRESSED_AND_PLAIN_FORMATS:
 416       return sws->have_vgpu10;
 417    case PIPE_CAP_CLEAR_TEXTURE:
 418       return sws->have_vgpu10;
 419    case PIPE_CAP_UMA:
 420    case PIPE_CAP_RESOURCE_FROM_USER_MEMORY:
 421    case PIPE_CAP_DEVICE_RESET_STATUS_QUERY:
 422    case PIPE_CAP_MAX_SHADER_PATCH_VARYINGS:
 423    case PIPE_CAP_TEXTURE_FLOAT_LINEAR:
 424    case PIPE_CAP_TEXTURE_HALF_FLOAT_LINEAR:
 425    case PIPE_CAP_DEPTH_BOUNDS_TEST:
 426    case PIPE_CAP_TGSI_TXQS:
 427    case PIPE_CAP_FORCE_PERSAMPLE_INTERP:
 428    case PIPE_CAP_SHAREABLE_SHADERS:
 429    case PIPE_CAP_DRAW_PARAMETERS:
 430    case PIPE_CAP_TGSI_FS_POSITION_IS_SYSVAL:
 431    case PIPE_CAP_TGSI_FS_FACE_IS_INTEGER_SYSVAL:
 432    case PIPE_CAP_BUFFER_SAMPLER_VIEW_RGBA_ONLY:
 433    case PIPE_CAP_QUERY_BUFFER_OBJECT:
 434    case PIPE_CAP_FRAMEBUFFER_NO_ATTACHMENT:
 435    case PIPE_CAP_CULL_DISTANCE:
 436    case PIPE_CAP_PRIMITIVE_RESTART_FOR_PATCHES:
 437    case PIPE_CAP_TGSI_VOTE:
 438    case PIPE_CAP_MAX_WINDOW_RECTANGLES:
 439    case PIPE_CAP_POLYGON_OFFSET_UNITS_UNSCALED:
 440    case PIPE_CAP_VIEWPORT_SUBPIXEL_BITS:
 441    case PIPE_CAP_TGSI_ARRAY_COMPONENTS:
 442    case PIPE_CAP_TGSI_CAN_READ_OUTPUTS:
 443    case PIPE_CAP_GLSL_OPTIMIZE_CONSERVATIVELY:
 444    case PIPE_CAP_TGSI_FS_FBFETCH:
 445    case PIPE_CAP_TGSI_MUL_ZERO_WINS:
 446    case PIPE_CAP_DOUBLES:
 447    case PIPE_CAP_INT64:
 448    case PIPE_CAP_INT64_DIVMOD:
 449    case PIPE_CAP_TGSI_TEX_TXF_LZ:
 450    case PIPE_CAP_TGSI_CLOCK:
 451    case PIPE_CAP_POLYGON_MODE_FILL_RECTANGLE:
 452    case PIPE_CAP_SPARSE_BUFFER_PAGE_SIZE:
 453    case PIPE_CAP_TGSI_BALLOT:
 454    case PIPE_CAP_TGSI_TES_LAYER_VIEWPORT:
 455    case PIPE_CAP_CAN_BIND_CONST_BUFFER_AS_VERTEX:
 456    case PIPE_CAP_ALLOW_MAPPED_BUFFERS_DURING_EXECUTION:
 457    case PIPE_CAP_POST_DEPTH_COVERAGE:
 458    case PIPE_CAP_BINDLESS_TEXTURE:
 459    case PIPE_CAP_NIR_SAMPLERS_AS_DEREF:
 460    case PIPE_CAP_QUERY_SO_OVERFLOW:
 461    case PIPE_CAP_MEMOBJ:
 462    case PIPE_CAP_LOAD_CONSTBUF:
 463    case PIPE_CAP_TGSI_ANY_REG_AS_ADDRESS:
 464    case PIPE_CAP_TILE_RASTER_ORDER:
 465    case PIPE_CAP_MAX_COMBINED_SHADER_OUTPUT_RESOURCES:
 466    case PIPE_CAP_SIGNED_VERTEX_BUFFER_OFFSET:
 467    case PIPE_CAP_CONTEXT_PRIORITY_MASK:
 468    case PIPE_CAP_FENCE_SIGNAL:
 469    case PIPE_CAP_CONSTBUF0_FLAGS:
 470    case PIPE_CAP_PACKED_UNIFORMS:
 471       return 0;
 472    }
 473
 474    debug_printf("Unexpected PIPE_CAP_ query %u\n", param);
 475    return 0;
 476 }
 477
 478
 479 static int
 480 vgpu9_get_shader_param(struct pipe_screen *screen,
 481                        enum pipe_shader_type shader,
 482                        enum pipe_shader_cap param)
 483 {
 484    struct svga_screen *svgascreen = svga_screen(screen);
 485    struct svga_winsys_screen *sws = svgascreen->sws;
 486    unsigned val;
 487
 488    assert(!sws->have_vgpu10);
 489
 490    switch (shader)
 491    {
 492    case PIPE_SHADER_FRAGMENT:
 493       switch (param)
 494       {
 495       case PIPE_SHADER_CAP_MAX_INSTRUCTIONS:
 496       case PIPE_SHADER_CAP_MAX_ALU_INSTRUCTIONS:
 497          return get_uint_cap(sws,
 498                              SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_INSTRUCTIONS,
 499                              512);
 500       case PIPE_SHADER_CAP_MAX_TEX_INSTRUCTIONS:
 501       case PIPE_SHADER_CAP_MAX_TEX_INDIRECTIONS:
 502          return 512;
 503       case PIPE_SHADER_CAP_MAX_CONTROL_FLOW_DEPTH:
 504          return SVGA3D_MAX_NESTING_LEVEL;
 505       case PIPE_SHADER_CAP_MAX_INPUTS:
 506          return 10;
 507       case PIPE_SHADER_CAP_MAX_OUTPUTS:
 508          return svgascreen->max_color_buffers;
 509       case PIPE_SHADER_CAP_MAX_CONST_BUFFER_SIZE:
 510          return 224 * sizeof(float[4]);
 511       case PIPE_SHADER_CAP_MAX_CONST_BUFFERS:
 512          return 1;
 513       case PIPE_SHADER_CAP_MAX_TEMPS:
 514          val = get_uint_cap(sws, SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_TEMPS, 32);
 515          return MIN2(val, SVGA3D_TEMPREG_MAX);
 516       case PIPE_SHADER_CAP_INDIRECT_INPUT_ADDR:
 517          /*
 518           * Although PS 3.0 has some addressing abilities it can only represent
 519           * loops that can be statically determined and unrolled. Given we can
 520           * only handle a subset of the cases that the state tracker already
 521           * does it is better to defer loop unrolling to the state tracker.
 522           */
 523          return 0;
 524       case PIPE_SHADER_CAP_TGSI_CONT_SUPPORTED:
 525          return 0;
 526       case PIPE_SHADER_CAP_TGSI_SQRT_SUPPORTED:
 527          return 0;
 528       case PIPE_SHADER_CAP_INDIRECT_OUTPUT_ADDR:
 529       case PIPE_SHADER_CAP_INDIRECT_TEMP_ADDR:
 530       case PIPE_SHADER_CAP_INDIRECT_CONST_ADDR:
 531          return 0;
 532       case PIPE_SHADER_CAP_SUBROUTINES:
 533          return 0;
 534       case PIPE_SHADER_CAP_INT64_ATOMICS:
 535       case PIPE_SHADER_CAP_INTEGERS:
 536          return 0;
 537       case PIPE_SHADER_CAP_FP16:
 538          return 0;
 539       case PIPE_SHADER_CAP_MAX_TEXTURE_SAMPLERS:
 540       case PIPE_SHADER_CAP_MAX_SAMPLER_VIEWS:
 541          return 16;
 542       case PIPE_SHADER_CAP_PREFERRED_IR:
 543          return PIPE_SHADER_IR_TGSI;
 544       case PIPE_SHADER_CAP_SUPPORTED_IRS:
 545          return 0;
 546       case PIPE_SHADER_CAP_TGSI_DROUND_SUPPORTED:
 547       case PIPE_SHADER_CAP_TGSI_DFRACEXP_DLDEXP_SUPPORTED:
 548       case PIPE_SHADER_CAP_TGSI_LDEXP_SUPPORTED:
 549       case PIPE_SHADER_CAP_TGSI_FMA_SUPPORTED:
 550       case PIPE_SHADER_CAP_TGSI_ANY_INOUT_DECL_RANGE:
 551       case PIPE_SHADER_CAP_MAX_SHADER_BUFFERS:
 552       case PIPE_SHADER_CAP_MAX_SHADER_IMAGES:
 553       case PIPE_SHADER_CAP_LOWER_IF_THRESHOLD:
 554       case PIPE_SHADER_CAP_TGSI_SKIP_MERGE_REGISTERS:
 555       case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTERS:
 556       case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTER_BUFFERS:
 557          return 0;
 558       case PIPE_SHADER_CAP_MAX_UNROLL_ITERATIONS_HINT:
 559          return 32;
 560       }
 561       /* If we get here, we failed to handle a cap above */
 562       debug_printf("Unexpected fragment shader query %u\n", param);
 563       return 0;
 564    case PIPE_SHADER_VERTEX:
 565       switch (param)
 566       {
 567       case PIPE_SHADER_CAP_MAX_INSTRUCTIONS:
 568       case PIPE_SHADER_CAP_MAX_ALU_INSTRUCTIONS:
 569          return get_uint_cap(sws, SVGA3D_DEVCAP_MAX_VERTEX_SHADER_INSTRUCTIONS,
 570                              512);
 571       case PIPE_SHADER_CAP_MAX_TEX_INSTRUCTIONS:
 572       case PIPE_SHADER_CAP_MAX_TEX_INDIRECTIONS:
 573          /* XXX: until we have vertex texture support */
 574          return 0;
 575       case PIPE_SHADER_CAP_MAX_CONTROL_FLOW_DEPTH:
 576          return SVGA3D_MAX_NESTING_LEVEL;
 577       case PIPE_SHADER_CAP_MAX_INPUTS:
 578          return 16;
 579       case PIPE_SHADER_CAP_MAX_OUTPUTS:
 580          return 10;
 581       case PIPE_SHADER_CAP_MAX_CONST_BUFFER_SIZE:
 582          return 256 * sizeof(float[4]);
 583       case PIPE_SHADER_CAP_MAX_CONST_BUFFERS:
 584          return 1;
 585       case PIPE_SHADER_CAP_MAX_TEMPS:
 586          val = get_uint_cap(sws, SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEMPS, 32);
 587          return MIN2(val, SVGA3D_TEMPREG_MAX);
 588       case PIPE_SHADER_CAP_TGSI_CONT_SUPPORTED:
 589          return 0;
 590       case PIPE_SHADER_CAP_TGSI_SQRT_SUPPORTED:
 591          return 0;
 592       case PIPE_SHADER_CAP_INDIRECT_INPUT_ADDR:
 593       case PIPE_SHADER_CAP_INDIRECT_OUTPUT_ADDR:
 594          return 1;
 595       case PIPE_SHADER_CAP_INDIRECT_TEMP_ADDR:
 596          return 0;
 597       case PIPE_SHADER_CAP_INDIRECT_CONST_ADDR:
 598          return 1;
 599       case PIPE_SHADER_CAP_SUBROUTINES:
 600          return 0;
 601       case PIPE_SHADER_CAP_INT64_ATOMICS:
 602       case PIPE_SHADER_CAP_INTEGERS:
 603          return 0;
 604       case PIPE_SHADER_CAP_FP16:
 605          return 0;
 606       case PIPE_SHADER_CAP_MAX_TEXTURE_SAMPLERS:
 607       case PIPE_SHADER_CAP_MAX_SAMPLER_VIEWS:
 608          return 0;
 609       case PIPE_SHADER_CAP_PREFERRED_IR:
 610          return PIPE_SHADER_IR_TGSI;
 611       case PIPE_SHADER_CAP_SUPPORTED_IRS:
 612          return 0;
 613       case PIPE_SHADER_CAP_TGSI_DROUND_SUPPORTED:
 614       case PIPE_SHADER_CAP_TGSI_DFRACEXP_DLDEXP_SUPPORTED:
 615       case PIPE_SHADER_CAP_TGSI_LDEXP_SUPPORTED:
 616       case PIPE_SHADER_CAP_TGSI_FMA_SUPPORTED:
 617       case PIPE_SHADER_CAP_TGSI_ANY_INOUT_DECL_RANGE:
 618       case PIPE_SHADER_CAP_MAX_SHADER_BUFFERS:
 619       case PIPE_SHADER_CAP_MAX_SHADER_IMAGES:
 620       case PIPE_SHADER_CAP_LOWER_IF_THRESHOLD:
 621       case PIPE_SHADER_CAP_TGSI_SKIP_MERGE_REGISTERS:
 622       case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTERS:
 623       case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTER_BUFFERS:
 624          return 0;
 625       case PIPE_SHADER_CAP_MAX_UNROLL_ITERATIONS_HINT:
 626          return 32;
 627       }
 628       /* If we get here, we failed to handle a cap above */
 629       debug_printf("Unexpected vertex shader query %u\n", param);
 630       return 0;
 631    case PIPE_SHADER_GEOMETRY:
 632    case PIPE_SHADER_COMPUTE:
 633    case PIPE_SHADER_TESS_CTRL:
 634    case PIPE_SHADER_TESS_EVAL:
 635       /* no support for geometry, tess or compute shaders at this time */
 636       return 0;
 637    default:
 638       debug_printf("Unexpected shader type (%u) query\n", shader);
 639       return 0;
 640    }
 641    return 0;
 642 }
 643
 644
 645 static int
 646 vgpu10_get_shader_param(struct pipe_screen *screen,
 647                         enum pipe_shader_type shader,
 648                         enum pipe_shader_cap param)
 649 {
 650    struct svga_screen *svgascreen = svga_screen(screen);
 651    struct svga_winsys_screen *sws = svgascreen->sws;
 652
 653    assert(sws->have_vgpu10);
 654    (void) sws;  /* silence unused var warnings in non-debug builds */
 655
 656    /* Only VS, GS, FS supported */
 657    if (shader != PIPE_SHADER_VERTEX &&
 658        shader != PIPE_SHADER_GEOMETRY &&
 659        shader != PIPE_SHADER_FRAGMENT) {
 660       return 0;
 661    }
 662
 663    /* NOTE: we do not query the device for any caps/limits at this time */
 664
 665    /* Generally the same limits for vertex, geometry and fragment shaders */
 666    switch (param) {
 667    case PIPE_SHADER_CAP_MAX_INSTRUCTIONS:
 668    case PIPE_SHADER_CAP_MAX_ALU_INSTRUCTIONS:
 669    case PIPE_SHADER_CAP_MAX_TEX_INSTRUCTIONS:
 670    case PIPE_SHADER_CAP_MAX_TEX_INDIRECTIONS:
 671       return 64 * 1024;
 672    case PIPE_SHADER_CAP_MAX_CONTROL_FLOW_DEPTH:
 673       return 64;
 674    case PIPE_SHADER_CAP_MAX_INPUTS:
 675       if (shader == PIPE_SHADER_FRAGMENT)
 676          return VGPU10_MAX_FS_INPUTS;
 677       else if (shader == PIPE_SHADER_GEOMETRY)
 678          return VGPU10_MAX_GS_INPUTS;
 679       else
 680          return VGPU10_MAX_VS_INPUTS;
 681    case PIPE_SHADER_CAP_MAX_OUTPUTS:
 682       if (shader == PIPE_SHADER_FRAGMENT)
 683          return VGPU10_MAX_FS_OUTPUTS;
 684       else if (shader == PIPE_SHADER_GEOMETRY)
 685          return VGPU10_MAX_GS_OUTPUTS;
 686       else
 687          return VGPU10_MAX_VS_OUTPUTS;
 688    case PIPE_SHADER_CAP_MAX_CONST_BUFFER_SIZE:
 689       return VGPU10_MAX_CONSTANT_BUFFER_ELEMENT_COUNT * sizeof(float[4]);
 690    case PIPE_SHADER_CAP_MAX_CONST_BUFFERS:
 691       return svgascreen->max_const_buffers;
 692    case PIPE_SHADER_CAP_MAX_TEMPS:
 693       return VGPU10_MAX_TEMPS;
 694    case PIPE_SHADER_CAP_INDIRECT_INPUT_ADDR:
 695    case PIPE_SHADER_CAP_INDIRECT_OUTPUT_ADDR:
 696    case PIPE_SHADER_CAP_INDIRECT_TEMP_ADDR:
 697    case PIPE_SHADER_CAP_INDIRECT_CONST_ADDR:
 698       return TRUE; /* XXX verify */
 699    case PIPE_SHADER_CAP_TGSI_CONT_SUPPORTED:
 700    case PIPE_SHADER_CAP_TGSI_SQRT_SUPPORTED:
 701    case PIPE_SHADER_CAP_SUBROUTINES:
 702    case PIPE_SHADER_CAP_INTEGERS:
 703       return TRUE;
 704    case PIPE_SHADER_CAP_FP16:
 705       return FALSE;
 706    case PIPE_SHADER_CAP_MAX_TEXTURE_SAMPLERS:
 707    case PIPE_SHADER_CAP_MAX_SAMPLER_VIEWS:
 708       return SVGA3D_DX_MAX_SAMPLERS;
 709    case PIPE_SHADER_CAP_PREFERRED_IR:
 710       return PIPE_SHADER_IR_TGSI;
 711    case PIPE_SHADER_CAP_SUPPORTED_IRS:
 712       return 0;
 713    case PIPE_SHADER_CAP_TGSI_DROUND_SUPPORTED:
 714    case PIPE_SHADER_CAP_TGSI_DFRACEXP_DLDEXP_SUPPORTED:
 715    case PIPE_SHADER_CAP_TGSI_LDEXP_SUPPORTED:
 716    case PIPE_SHADER_CAP_TGSI_FMA_SUPPORTED:
 717    case PIPE_SHADER_CAP_TGSI_ANY_INOUT_DECL_RANGE:
 718    case PIPE_SHADER_CAP_MAX_SHADER_BUFFERS:
 719    case PIPE_SHADER_CAP_MAX_SHADER_IMAGES:
 720    case PIPE_SHADER_CAP_LOWER_IF_THRESHOLD:
 721    case PIPE_SHADER_CAP_TGSI_SKIP_MERGE_REGISTERS:
 722    case PIPE_SHADER_CAP_INT64_ATOMICS:
 723    case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTERS:
 724    case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTER_BUFFERS:
 725       return 0;
 726    case PIPE_SHADER_CAP_MAX_UNROLL_ITERATIONS_HINT:
 727       return 32;
 728    default:
 729       debug_printf("Unexpected vgpu10 shader query %u\n", param);
 730       return 0;
 731    }
 732    return 0;
 733 }
 734
 735
 736 static int
 737 svga_get_shader_param(struct pipe_screen *screen, enum pipe_shader_type shader,
 738                       enum pipe_shader_cap param)
 739 {
 740    struct svga_screen *svgascreen = svga_screen(screen);
 741    struct svga_winsys_screen *sws = svgascreen->sws;
 742    if (sws->have_vgpu10) {
 743       return vgpu10_get_shader_param(screen, shader, param);
 744    }
 745    else {
 746       return vgpu9_get_shader_param(screen, shader, param);
 747    }
 748 }
 749
 750
 751 static void
 752 svga_fence_reference(struct pipe_screen *screen,
 753                      struct pipe_fence_handle **ptr,
 754                      struct pipe_fence_handle *fence)
 755 {
 756    struct svga_winsys_screen *sws = svga_screen(screen)->sws;
 757    sws->fence_reference(sws, ptr, fence);
 758 }
 759
 760
 761 static boolean
 762 svga_fence_finish(struct pipe_screen *screen,
 763                   struct pipe_context *ctx,
 764                   struct pipe_fence_handle *fence,
 765                   uint64_t timeout)
 766 {
 767    struct svga_winsys_screen *sws = svga_screen(screen)->sws;
 768    boolean retVal;
 769
 770    SVGA_STATS_TIME_PUSH(sws, SVGA_STATS_TIME_FENCEFINISH);
 771
 772    if (!timeout) {
 773       retVal = sws->fence_signalled(sws, fence, 0) == 0;
 774    }
 775    else {
 776       SVGA_DBG(DEBUG_DMA|DEBUG_PERF, "%s fence_ptr %p\n",
 777                __FUNCTION__, fence);
 778
 779       retVal = sws->fence_finish(sws, fence, timeout, 0) == 0;
 780    }
 781
 782    SVGA_STATS_TIME_POP(sws);
 783
 784    return retVal;
 785 }
 786
 787
 788 static int
 789 svga_fence_get_fd(struct pipe_screen *screen,
 790                   struct pipe_fence_handle *fence)
 791 {
 792    struct svga_winsys_screen *sws = svga_screen(screen)->sws;
 793
 794    return sws->fence_get_fd(sws, fence, TRUE);
 795 }
 796
 797
 798 static int
 799 svga_get_driver_query_info(struct pipe_screen *screen,
 800                            unsigned index,
 801                            struct pipe_driver_query_info *info)
 802 {
 803 #define QUERY(NAME, ENUM, UNITS) \
 804    {NAME, ENUM, {0}, UNITS, PIPE_DRIVER_QUERY_RESULT_TYPE_AVERAGE, 0, 0x0}
 805
 806    static const struct pipe_driver_query_info queries[] = {
 807       /* per-frame counters */
 808       QUERY("num-draw-calls", SVGA_QUERY_NUM_DRAW_CALLS,
 809             PIPE_DRIVER_QUERY_TYPE_UINT64),
 810       QUERY("num-fallbacks", SVGA_QUERY_NUM_FALLBACKS,
 811             PIPE_DRIVER_QUERY_TYPE_UINT64),
 812       QUERY("num-flushes", SVGA_QUERY_NUM_FLUSHES,
 813             PIPE_DRIVER_QUERY_TYPE_UINT64),
 814       QUERY("num-validations", SVGA_QUERY_NUM_VALIDATIONS,
 815             PIPE_DRIVER_QUERY_TYPE_UINT64),
 816       QUERY("map-buffer-time", SVGA_QUERY_MAP_BUFFER_TIME,
 817             PIPE_DRIVER_QUERY_TYPE_MICROSECONDS),
 818       QUERY("num-buffers-mapped", SVGA_QUERY_NUM_BUFFERS_MAPPED,
 819             PIPE_DRIVER_QUERY_TYPE_UINT64),
 820       QUERY("num-textures-mapped", SVGA_QUERY_NUM_TEXTURES_MAPPED,
 821             PIPE_DRIVER_QUERY_TYPE_UINT64),
 822       QUERY("num-bytes-uploaded", SVGA_QUERY_NUM_BYTES_UPLOADED,
 823             PIPE_DRIVER_QUERY_TYPE_BYTES),
 824       QUERY("command-buffer-size", SVGA_QUERY_COMMAND_BUFFER_SIZE,
 825             PIPE_DRIVER_QUERY_TYPE_BYTES),
 826       QUERY("flush-time", SVGA_QUERY_FLUSH_TIME,
 827             PIPE_DRIVER_QUERY_TYPE_MICROSECONDS),
 828       QUERY("surface-write-flushes", SVGA_QUERY_SURFACE_WRITE_FLUSHES,
 829             PIPE_DRIVER_QUERY_TYPE_UINT64),
 830       QUERY("num-readbacks", SVGA_QUERY_NUM_READBACKS,
 831             PIPE_DRIVER_QUERY_TYPE_UINT64),
 832       QUERY("num-resource-updates", SVGA_QUERY_NUM_RESOURCE_UPDATES,
 833             PIPE_DRIVER_QUERY_TYPE_UINT64),
 834       QUERY("num-buffer-uploads", SVGA_QUERY_NUM_BUFFER_UPLOADS,
 835             PIPE_DRIVER_QUERY_TYPE_UINT64),
 836       QUERY("num-const-buf-updates", SVGA_QUERY_NUM_CONST_BUF_UPDATES,
 837             PIPE_DRIVER_QUERY_TYPE_UINT64),
 838       QUERY("num-const-updates", SVGA_QUERY_NUM_CONST_UPDATES,
 839             PIPE_DRIVER_QUERY_TYPE_UINT64),
 840
 841       /* running total counters */
 842       QUERY("memory-used", SVGA_QUERY_MEMORY_USED,
 843             PIPE_DRIVER_QUERY_TYPE_BYTES),
 844       QUERY("num-shaders", SVGA_QUERY_NUM_SHADERS,
 845             PIPE_DRIVER_QUERY_TYPE_UINT64),
 846       QUERY("num-resources", SVGA_QUERY_NUM_RESOURCES,
 847             PIPE_DRIVER_QUERY_TYPE_UINT64),
 848       QUERY("num-state-objects", SVGA_QUERY_NUM_STATE_OBJECTS,
 849             PIPE_DRIVER_QUERY_TYPE_UINT64),
 850       QUERY("num-surface-views", SVGA_QUERY_NUM_SURFACE_VIEWS,
 851             PIPE_DRIVER_QUERY_TYPE_UINT64),
 852       QUERY("num-generate-mipmap", SVGA_QUERY_NUM_GENERATE_MIPMAP,
 853             PIPE_DRIVER_QUERY_TYPE_UINT64),
 854       QUERY("num-failed-allocations", SVGA_QUERY_NUM_FAILED_ALLOCATIONS,
 855             PIPE_DRIVER_QUERY_TYPE_UINT64),
 856       QUERY("num-commands-per-draw", SVGA_QUERY_NUM_COMMANDS_PER_DRAW,
 857             PIPE_DRIVER_QUERY_TYPE_FLOAT),
 858    };
 859 #undef QUERY
 860
 861    if (!info)
 862       return ARRAY_SIZE(queries);
 863
 864    if (index >= ARRAY_SIZE(queries))
 865       return 0;
 866
 867    *info = queries[index];
 868    return 1;
 869 }
 870
 871
 872 static void
 873 init_logging(struct pipe_screen *screen)
 874 {
 875    static const char *log_prefix = "Mesa: ";
 876    char host_log[1000];
 877
 878    /* Log Version to Host */
 879    util_snprintf(host_log, sizeof(host_log) - strlen(log_prefix),
 880                  "%s%s", log_prefix, svga_get_name(screen));
 881    svga_host_log(host_log);
 882
 883    util_snprintf(host_log, sizeof(host_log) - strlen(log_prefix),
 884                  "%s%s"
 885 #ifdef MESA_GIT_SHA1
 886                  " (" MESA_GIT_SHA1 ")"
 887 #endif
 888                  , log_prefix, PACKAGE_VERSION);
 889    svga_host_log(host_log);
 890
 891    /* If the SVGA_EXTRA_LOGGING env var is set, log the process's command
 892     * line (program name and arguments).
 893     */
 894    if (debug_get_bool_option("SVGA_EXTRA_LOGGING", FALSE)) {
 895       char cmdline[1000];
 896       if (os_get_command_line(cmdline, sizeof(cmdline))) {
 897          util_snprintf(host_log, sizeof(host_log) - strlen(log_prefix),
 898                        "%s%s", log_prefix, cmdline);
 899          svga_host_log(host_log);
 900       }
 901    }
 902 }
 903
 904
 905 static void
 906 svga_destroy_screen( struct pipe_screen *screen )
 907 {
 908    struct svga_screen *svgascreen = svga_screen(screen);
 909
 910    svga_screen_cache_cleanup(svgascreen);
 911
 912    mtx_destroy(&svgascreen->swc_mutex);
 913    mtx_destroy(&svgascreen->tex_mutex);
 914
 915    svgascreen->sws->destroy(svgascreen->sws);
 916
 917    FREE(svgascreen);
 918 }
 919
 920
 921 /**
 922  * Create a new svga_screen object
 923  */
 924 struct pipe_screen *
 925 svga_screen_create(struct svga_winsys_screen *sws)
 926 {
 927    struct svga_screen *svgascreen;
 928    struct pipe_screen *screen;
 929
 930 #ifdef DEBUG
 931    SVGA_DEBUG = debug_get_flags_option("SVGA_DEBUG", svga_debug_flags, 0 );
 932 #endif
 933
 934    svgascreen = CALLOC_STRUCT(svga_screen);
 935    if (!svgascreen)
 936       goto error1;
 937
 938    svgascreen->debug.force_level_surface_view =
 939       debug_get_bool_option("SVGA_FORCE_LEVEL_SURFACE_VIEW", FALSE);
 940    svgascreen->debug.force_surface_view =
 941       debug_get_bool_option("SVGA_FORCE_SURFACE_VIEW", FALSE);
 942    svgascreen->debug.force_sampler_view =
 943       debug_get_bool_option("SVGA_FORCE_SAMPLER_VIEW", FALSE);
 944    svgascreen->debug.no_surface_view =
 945       debug_get_bool_option("SVGA_NO_SURFACE_VIEW", FALSE);
 946    svgascreen->debug.no_sampler_view =
 947       debug_get_bool_option("SVGA_NO_SAMPLER_VIEW", FALSE);
 948    svgascreen->debug.no_cache_index_buffers =
 949       debug_get_bool_option("SVGA_NO_CACHE_INDEX_BUFFERS", FALSE);
 950
 951    screen = &svgascreen->screen;
 952
 953    screen->destroy = svga_destroy_screen;
 954    screen->get_name = svga_get_name;
 955    screen->get_vendor = svga_get_vendor;
 956    screen->get_device_vendor = svga_get_vendor; // TODO actual device vendor
 957    screen->get_param = svga_get_param;
 958    screen->get_shader_param = svga_get_shader_param;
 959    screen->get_paramf = svga_get_paramf;
 960    screen->get_timestamp = NULL;
 961    screen->is_format_supported = svga_is_format_supported;
 962    screen->context_create = svga_context_create;
 963    screen->fence_reference = svga_fence_reference;
 964    screen->fence_finish = svga_fence_finish;
 965    screen->fence_get_fd = svga_fence_get_fd;
 966
 967    screen->get_driver_query_info = svga_get_driver_query_info;
 968    svgascreen->sws = sws;
 969
 970    svga_init_screen_resource_functions(svgascreen);
 971
 972    if (sws->get_hw_version) {
 973       svgascreen->hw_version = sws->get_hw_version(sws);
 974    } else {
 975       svgascreen->hw_version = SVGA3D_HWVERSION_WS65_B1;
 976    }
 977
 978    if (svgascreen->hw_version < SVGA3D_HWVERSION_WS8_B1) {
 979       /* too old for 3D acceleration */
 980       debug_printf("Hardware version 0x%x is too old for accerated 3D\n",
 981                    svgascreen->hw_version);
 982       goto error2;
 983    }
 984
 985    /*
 986     * The D16, D24X8, and D24S8 formats always do an implicit shadow compare
 987     * when sampled from, where as the DF16, DF24, and D24S8_INT do not.  So
 988     * we prefer the later when available.
 989     *
 990     * This mimics hardware vendors extensions for D3D depth sampling. See also
 991     * http://aras-p.info/texts/D3D9GPUHacks.html
 992     */
 993
 994    {
 995       boolean has_df16, has_df24, has_d24s8_int;
 996       SVGA3dSurfaceFormatCaps caps;
 997       SVGA3dSurfaceFormatCaps mask;
 998       mask.value = 0;
 999       mask.zStencil = 1;
1000       mask.texture = 1;
1001
1002       svgascreen->depth.z16 = SVGA3D_Z_D16;
1003       svgascreen->depth.x8z24 = SVGA3D_Z_D24X8;
1004       svgascreen->depth.s8z24 = SVGA3D_Z_D24S8;
1005
1006       svga_get_format_cap(svgascreen, SVGA3D_Z_DF16, &caps);
1007       has_df16 = (caps.value & mask.value) == mask.value;
1008
1009       svga_get_format_cap(svgascreen, SVGA3D_Z_DF24, &caps);
1010       has_df24 = (caps.value & mask.value) == mask.value;
1011
1012       svga_get_format_cap(svgascreen, SVGA3D_Z_D24S8_INT, &caps);
1013       has_d24s8_int = (caps.value & mask.value) == mask.value;
1014
1015       /* XXX: We might want some other logic here.
1016        * Like if we only have d24s8_int we should
1017        * emulate the other formats with that.
1018        */
1019       if (has_df16) {
1020          svgascreen->depth.z16 = SVGA3D_Z_DF16;
1021       }
1022       if (has_df24) {
1023          svgascreen->depth.x8z24 = SVGA3D_Z_DF24;
1024       }
1025       if (has_d24s8_int) {
1026          svgascreen->depth.s8z24 = SVGA3D_Z_D24S8_INT;
1027       }
1028    }
1029
1030    /* Query device caps
1031     */
1032    if (sws->have_vgpu10) {
1033       svgascreen->haveProvokingVertex
1034          = get_bool_cap(sws, SVGA3D_DEVCAP_DX_PROVOKING_VERTEX, FALSE);
1035       svgascreen->haveLineSmooth = TRUE;
1036       svgascreen->maxPointSize = 80.0F;
1037       svgascreen->max_color_buffers = SVGA3D_DX_MAX_RENDER_TARGETS;
1038
1039       /* Multisample samples per pixel */
1040       if (debug_get_bool_option("SVGA_MSAA", TRUE)) {
1041          svgascreen->ms_samples =
1042             get_uint_cap(sws, SVGA3D_DEVCAP_MULTISAMPLE_MASKABLESAMPLES, 0);
1043       }
1044
1045       /* We only support 4x, 8x, 16x MSAA */
1046       svgascreen->ms_samples &= ((1 << (4-1)) |
1047                                  (1 << (8-1)) |
1048                                  (1 << (16-1)));
1049
1050       /* Maximum number of constant buffers */
1051       svgascreen->max_const_buffers =
1052          get_uint_cap(sws, SVGA3D_DEVCAP_DX_MAX_CONSTANT_BUFFERS, 1);
1053       assert(svgascreen->max_const_buffers <= SVGA_MAX_CONST_BUFS);
1054    }
1055    else {
1056       /* VGPU9 */
1057       unsigned vs_ver = get_uint_cap(sws, SVGA3D_DEVCAP_VERTEX_SHADER_VERSION,
1058                                      SVGA3DVSVERSION_NONE);
1059       unsigned fs_ver = get_uint_cap(sws, SVGA3D_DEVCAP_FRAGMENT_SHADER_VERSION,
1060                                      SVGA3DPSVERSION_NONE);
1061
1062       /* we require Shader model 3.0 or later */
1063       if (fs_ver < SVGA3DPSVERSION_30 || vs_ver < SVGA3DVSVERSION_30) {
1064          goto error2;
1065       }
1066
1067       svgascreen->haveProvokingVertex = FALSE;
1068
1069       svgascreen->haveLineSmooth =
1070          get_bool_cap(sws, SVGA3D_DEVCAP_LINE_AA, FALSE);
1071
1072       svgascreen->maxPointSize =
1073          get_float_cap(sws, SVGA3D_DEVCAP_MAX_POINT_SIZE, 1.0f);
1074       /* Keep this to a reasonable size to avoid failures in conform/pntaa.c */
1075       svgascreen->maxPointSize = MIN2(svgascreen->maxPointSize, 80.0f);
1076
1077       /* The SVGA3D device always supports 4 targets at this time, regardless
1078        * of what querying SVGA3D_DEVCAP_MAX_RENDER_TARGETS might return.
1079        */
1080       svgascreen->max_color_buffers = 4;
1081
1082       /* Only support one constant buffer
1083        */
1084       svgascreen->max_const_buffers = 1;
1085
1086       /* No multisampling */
1087       svgascreen->ms_samples = 0;
1088    }
1089
1090    /* common VGPU9 / VGPU10 caps */
1091    svgascreen->haveLineStipple =
1092       get_bool_cap(sws, SVGA3D_DEVCAP_LINE_STIPPLE, FALSE);
1093
1094    svgascreen->maxLineWidth =
1095       MAX2(1.0, get_float_cap(sws, SVGA3D_DEVCAP_MAX_LINE_WIDTH, 1.0f));
1096
1097    svgascreen->maxLineWidthAA =
1098       MAX2(1.0, get_float_cap(sws, SVGA3D_DEVCAP_MAX_AA_LINE_WIDTH, 1.0f));
1099
1100    if (0) {
1101       debug_printf("svga: haveProvokingVertex %u\n",
1102                    svgascreen->haveProvokingVertex);
1103       debug_printf("svga: haveLineStip %u  "
1104                    "haveLineSmooth %u  maxLineWidth %.2f  maxLineWidthAA %.2f\n",
1105                    svgascreen->haveLineStipple, svgascreen->haveLineSmooth,
1106                    svgascreen->maxLineWidth, svgascreen->maxLineWidthAA);
1107       debug_printf("svga: maxPointSize %g\n", svgascreen->maxPointSize);
1108       debug_printf("svga: msaa samples mask: 0x%x\n", svgascreen->ms_samples);
1109    }
1110
1111    (void) mtx_init(&svgascreen->tex_mutex, mtx_plain);
1112    (void) mtx_init(&svgascreen->swc_mutex, mtx_recursive);
1113
1114    svga_screen_cache_init(svgascreen);
1115
1116    init_logging(screen);
1117
1118    return screen;
1119 error2:
1120    FREE(svgascreen);
1121 error1:
1122    return NULL;
1123 }
1124
1125
1126 struct svga_winsys_screen *
1127 svga_winsys_screen(struct pipe_screen *screen)
1128 {
1129    return svga_screen(screen)->sws;
1130 }
1131
1132
1133 #ifdef DEBUG
1134 struct svga_screen *
1135 svga_screen(struct pipe_screen *screen)
1136 {
1137    assert(screen);
1138    assert(screen->destroy == svga_destroy_screen);
1139    return (struct svga_screen *)screen;
1140 }
1141 #endif