swr: rework resource layout and surface setup
[mesa.git] / src / gallium / drivers / swr / swr_resource.h
1 /****************************************************************************
2 * Copyright (C) 2015 Intel Corporation. All Rights Reserved.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 ***************************************************************************/
23
24 #ifndef SWR_RESOURCE_H
25 #define SWR_RESOURCE_H
26
27 #include "pipe/p_state.h"
28 #include "api.h"
29
30 struct sw_displaytarget;
31
32 enum swr_resource_status {
33 SWR_RESOURCE_UNUSED = 0x0,
34 SWR_RESOURCE_READ = 0x1,
35 SWR_RESOURCE_WRITE = 0x2,
36 };
37
38 struct swr_resource {
39 struct pipe_resource base;
40
41 bool has_depth;
42 bool has_stencil;
43
44 SWR_SURFACE_STATE swr;
45 SWR_SURFACE_STATE secondary; /* for faking depth/stencil merged formats */
46
47 struct sw_displaytarget *display_target;
48
49 size_t mip_offsets[PIPE_MAX_TEXTURE_LEVELS];
50 size_t secondary_mip_offsets[PIPE_MAX_TEXTURE_LEVELS];
51
52 enum swr_resource_status status;
53 };
54
55
56 static INLINE struct swr_resource *
57 swr_resource(struct pipe_resource *resource)
58 {
59 return (struct swr_resource *)resource;
60 }
61
62 static INLINE boolean
63 swr_resource_is_texture(const struct pipe_resource *resource)
64 {
65 switch (resource->target) {
66 case PIPE_BUFFER:
67 return FALSE;
68 case PIPE_TEXTURE_1D:
69 case PIPE_TEXTURE_1D_ARRAY:
70 case PIPE_TEXTURE_2D:
71 case PIPE_TEXTURE_2D_ARRAY:
72 case PIPE_TEXTURE_RECT:
73 case PIPE_TEXTURE_3D:
74 case PIPE_TEXTURE_CUBE:
75 case PIPE_TEXTURE_CUBE_ARRAY:
76 return TRUE;
77 default:
78 assert(0);
79 return FALSE;
80 }
81 }
82
83
84 static INLINE uint8_t *
85 swr_resource_data(struct pipe_resource *resource)
86 {
87 struct swr_resource *swr_r = swr_resource(resource);
88
89 assert(!swr_resource_is_texture(resource));
90
91 return swr_r->swr.pBaseAddress;
92 }
93
94
95 void swr_store_render_target(struct pipe_context *pipe,
96 uint32_t attachment,
97 enum SWR_TILE_STATE post_tile_state);
98
99 void swr_store_dirty_resource(struct pipe_context *pipe,
100 struct pipe_resource *resource,
101 enum SWR_TILE_STATE post_tile_state);
102
103 void swr_update_resource_status(struct pipe_context *,
104 const struct pipe_draw_info *);
105
106 /*
107 * Functions to indicate a resource's in-use status.
108 */
109 static INLINE enum
110 swr_resource_status & operator|=(enum swr_resource_status & a,
111 enum swr_resource_status b) {
112 return (enum swr_resource_status &)((int&)a |= (int)b);
113 }
114
115 static INLINE void
116 swr_resource_read(struct pipe_resource *resource)
117 {
118 swr_resource(resource)->status |= SWR_RESOURCE_READ;
119 }
120
121 static INLINE void
122 swr_resource_write(struct pipe_resource *resource)
123 {
124 swr_resource(resource)->status |= SWR_RESOURCE_WRITE;
125 }
126
127 static INLINE void
128 swr_resource_unused(struct pipe_resource *resource)
129 {
130 swr_resource(resource)->status = SWR_RESOURCE_UNUSED;
131 }
132
133 #endif