projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
broadcom/vc5: Use u_transfer_helper for MSAA mappings.
[mesa.git] / src / gallium / drivers / swr / swr_screen.cpp
1 /****************************************************************************
2 * Copyright (C) 2015 Intel Corporation. All Rights Reserved.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 ***************************************************************************/
23
24 #include "swr_context.h"
25 #include "swr_public.h"
26 #include "swr_screen.h"
27 #include "swr_resource.h"
28 #include "swr_fence.h"
29 #include "gen_knobs.h"
30
31 #include "pipe/p_screen.h"
32 #include "pipe/p_defines.h"
33 #include "util/u_memory.h"
34 #include "util/u_format.h"
35 #include "util/u_inlines.h"
36 #include "util/u_cpu_detect.h"
37 #include "util/u_format_s3tc.h"
38 #include "util/u_string.h"
39
40 #include "state_tracker/sw_winsys.h"
41
42 #include "jit_api.h"
43
44 #include "memory/TilingFunctions.h"
45
46 #include <stdio.h>
47 #include <map>
48
49 /*
50 * Max texture sizes
51 * XXX Check max texture size values against core and sampler.
52 */
53 #define SWR_MAX_TEXTURE_SIZE (2 * 1024 * 1024 * 1024ULL) /* 2GB */
54 #define SWR_MAX_TEXTURE_2D_LEVELS 14 /* 8K x 8K for now */
55 #define SWR_MAX_TEXTURE_3D_LEVELS 12 /* 2K x 2K x 2K for now */
56 #define SWR_MAX_TEXTURE_CUBE_LEVELS 14 /* 8K x 8K for now */
57 #define SWR_MAX_TEXTURE_ARRAY_LAYERS 512 /* 8K x 512 / 8K x 8K x 512 */
58
59 /* Default max client_copy_limit */
60 #define SWR_CLIENT_COPY_LIMIT 8192
61
62 /* Flag indicates creation of alternate surface, to prevent recursive loop
63 * in resource creation when msaa_force_enable is set. */
64 #define SWR_RESOURCE_FLAG_ALT_SURFACE (PIPE_RESOURCE_FLAG_DRV_PRIV << 0)
65
66
67 static const char *
68 swr_get_name(struct pipe_screen *screen)
69 {
70 static char buf[100];
71 util_snprintf(buf, sizeof(buf), "SWR (LLVM %u.%u, %u bits)",
72 HAVE_LLVM >> 8, HAVE_LLVM & 0xff,
73 lp_native_vector_width );
74 return buf;
75 }
76
77 static const char *
78 swr_get_vendor(struct pipe_screen *screen)
79 {
80 return "Intel Corporation";
81 }
82
83 static boolean
84 swr_is_format_supported(struct pipe_screen *_screen,
85 enum pipe_format format,
86 enum pipe_texture_target target,
87 unsigned sample_count,
88 unsigned bind)
89 {
90 struct swr_screen *screen = swr_screen(_screen);
91 struct sw_winsys *winsys = screen->winsys;
92 const struct util_format_description *format_desc;
93
94 assert(target == PIPE_BUFFER || target == PIPE_TEXTURE_1D
95 || target == PIPE_TEXTURE_1D_ARRAY
96 || target == PIPE_TEXTURE_2D
97 || target == PIPE_TEXTURE_2D_ARRAY
98 || target == PIPE_TEXTURE_RECT
99 || target == PIPE_TEXTURE_3D
100 || target == PIPE_TEXTURE_CUBE
101 || target == PIPE_TEXTURE_CUBE_ARRAY);
102
103 format_desc = util_format_description(format);
104 if (!format_desc)
105 return FALSE;
106
107 if ((sample_count > screen->msaa_max_count)
108 || !util_is_power_of_two(sample_count))
109 return FALSE;
110
111 if (bind & PIPE_BIND_DISPLAY_TARGET) {
112 if (!winsys->is_displaytarget_format_supported(winsys, bind, format))
113 return FALSE;
114 }
115
116 if (bind & PIPE_BIND_RENDER_TARGET) {
117 if (format_desc->colorspace == UTIL_FORMAT_COLORSPACE_ZS)
118 return FALSE;
119
120 if (mesa_to_swr_format(format) == (SWR_FORMAT)-1)
121 return FALSE;
122
123 /*
124 * Although possible, it is unnatural to render into compressed or YUV
125 * surfaces. So disable these here to avoid going into weird paths
126 * inside the state trackers.
127 */
128 if (format_desc->block.width != 1 || format_desc->block.height != 1)
129 return FALSE;
130 }
131
132 if (bind & PIPE_BIND_DEPTH_STENCIL) {
133 if (format_desc->colorspace != UTIL_FORMAT_COLORSPACE_ZS)
134 return FALSE;
135
136 if (mesa_to_swr_format(format) == (SWR_FORMAT)-1)
137 return FALSE;
138 }
139
140 if (format_desc->layout == UTIL_FORMAT_LAYOUT_BPTC ||
141 format_desc->layout == UTIL_FORMAT_LAYOUT_ASTC) {
142 return FALSE;
143 }
144
145 if (format_desc->layout == UTIL_FORMAT_LAYOUT_ETC &&
146 format != PIPE_FORMAT_ETC1_RGB8) {
147 return FALSE;
148 }
149
150 return TRUE;
151 }
152
153 static int
154 swr_get_param(struct pipe_screen *screen, enum pipe_cap param)
155 {
156 switch (param) {
157 /* limits */
158 case PIPE_CAP_MAX_RENDER_TARGETS:
159 return PIPE_MAX_COLOR_BUFS;
160 case PIPE_CAP_MAX_TEXTURE_2D_LEVELS:
161 return SWR_MAX_TEXTURE_2D_LEVELS;
162 case PIPE_CAP_MAX_TEXTURE_3D_LEVELS:
163 return SWR_MAX_TEXTURE_3D_LEVELS;
164 case PIPE_CAP_MAX_TEXTURE_CUBE_LEVELS:
165 return SWR_MAX_TEXTURE_CUBE_LEVELS;
166 case PIPE_CAP_MAX_STREAM_OUTPUT_BUFFERS:
167 return MAX_SO_STREAMS;
168 case PIPE_CAP_MAX_STREAM_OUTPUT_SEPARATE_COMPONENTS:
169 case PIPE_CAP_MAX_STREAM_OUTPUT_INTERLEAVED_COMPONENTS:
170 return MAX_ATTRIBUTES * 4;
171 case PIPE_CAP_MAX_GEOMETRY_OUTPUT_VERTICES:
172 case PIPE_CAP_MAX_GEOMETRY_TOTAL_OUTPUT_COMPONENTS:
173 return 1024;
174 case PIPE_CAP_MAX_VERTEX_STREAMS:
175 return 1;
176 case PIPE_CAP_MAX_VERTEX_ATTRIB_STRIDE:
177 return 2048;
178 case PIPE_CAP_MAX_TEXTURE_ARRAY_LAYERS:
179 return SWR_MAX_TEXTURE_ARRAY_LAYERS;
180 case PIPE_CAP_MIN_TEXEL_OFFSET:
181 return -8;
182 case PIPE_CAP_MAX_TEXEL_OFFSET:
183 return 7;
184 case PIPE_CAP_GLSL_FEATURE_LEVEL:
185 return 330;
186 case PIPE_CAP_CONSTANT_BUFFER_OFFSET_ALIGNMENT:
187 return 16;
188 case PIPE_CAP_MIN_MAP_BUFFER_ALIGNMENT:
189 return 64;
190 case PIPE_CAP_MAX_TEXTURE_BUFFER_SIZE:
191 return 65536;
192 case PIPE_CAP_TEXTURE_BUFFER_OFFSET_ALIGNMENT:
193 return 0;
194 case PIPE_CAP_MAX_VIEWPORTS:
195 return 1;
196 case PIPE_CAP_ENDIANNESS:
197 return PIPE_ENDIAN_NATIVE;
198 case PIPE_CAP_MIN_TEXTURE_GATHER_OFFSET:
199 case PIPE_CAP_MAX_TEXTURE_GATHER_OFFSET:
200 return 0;
201
202 /* supported features */
203 case PIPE_CAP_NPOT_TEXTURES:
204 case PIPE_CAP_MIXED_FRAMEBUFFER_SIZES:
205 case PIPE_CAP_MIXED_COLOR_DEPTH_BITS:
206 case PIPE_CAP_TWO_SIDED_STENCIL:
207 case PIPE_CAP_SM3:
208 case PIPE_CAP_POINT_SPRITE:
209 case PIPE_CAP_MAX_DUAL_SOURCE_RENDER_TARGETS:
210 case PIPE_CAP_OCCLUSION_QUERY:
211 case PIPE_CAP_QUERY_TIME_ELAPSED:
212 case PIPE_CAP_QUERY_PIPELINE_STATISTICS:
213 case PIPE_CAP_TEXTURE_MIRROR_CLAMP:
214 case PIPE_CAP_TEXTURE_SHADOW_MAP:
215 case PIPE_CAP_TEXTURE_SWIZZLE:
216 case PIPE_CAP_BLEND_EQUATION_SEPARATE:
217 case PIPE_CAP_INDEP_BLEND_ENABLE:
218 case PIPE_CAP_INDEP_BLEND_FUNC:
219 case PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT:
220 case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER:
221 case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER:
222 case PIPE_CAP_DEPTH_CLIP_DISABLE:
223 case PIPE_CAP_PRIMITIVE_RESTART:
224 case PIPE_CAP_TGSI_INSTANCEID:
225 case PIPE_CAP_VERTEX_ELEMENT_INSTANCE_DIVISOR:
226 case PIPE_CAP_START_INSTANCE:
227 case PIPE_CAP_SEAMLESS_CUBE_MAP:
228 case PIPE_CAP_SEAMLESS_CUBE_MAP_PER_TEXTURE:
229 case PIPE_CAP_CONDITIONAL_RENDER:
230 case PIPE_CAP_VERTEX_COLOR_UNCLAMPED:
231 case PIPE_CAP_MIXED_COLORBUFFER_FORMATS:
232 case PIPE_CAP_QUADS_FOLLOW_PROVOKING_VERTEX_CONVENTION:
233 case PIPE_CAP_USER_VERTEX_BUFFERS:
234 case PIPE_CAP_USER_CONSTANT_BUFFERS:
235 case PIPE_CAP_STREAM_OUTPUT_INTERLEAVE_BUFFERS:
236 case PIPE_CAP_QUERY_TIMESTAMP:
237 case PIPE_CAP_TEXTURE_BUFFER_OBJECTS:
238 case PIPE_CAP_BUFFER_MAP_PERSISTENT_COHERENT:
239 case PIPE_CAP_DRAW_INDIRECT:
240 case PIPE_CAP_UMA:
241 case PIPE_CAP_CONDITIONAL_RENDER_INVERTED:
242 case PIPE_CAP_CLIP_HALFZ:
243 case PIPE_CAP_POLYGON_OFFSET_CLAMP:
244 case PIPE_CAP_DEPTH_BOUNDS_TEST:
245 case PIPE_CAP_CLEAR_TEXTURE:
246 case PIPE_CAP_TEXTURE_FLOAT_LINEAR:
247 case PIPE_CAP_TEXTURE_HALF_FLOAT_LINEAR:
248 case PIPE_CAP_CULL_DISTANCE:
249 case PIPE_CAP_CUBE_MAP_ARRAY:
250 case PIPE_CAP_DOUBLES:
251 return 1;
252
253 /* MSAA support
254 * If user has explicitly set max_sample_count = 1 (via SWR_MSAA_MAX_COUNT)
255 * then disable all MSAA support and go back to old (FAKE_SW_MSAA) caps. */
256 case PIPE_CAP_TEXTURE_MULTISAMPLE:
257 case PIPE_CAP_MULTISAMPLE_Z_RESOLVE:
258 return (swr_screen(screen)->msaa_max_count > 1) ? 1 : 0;
259 case PIPE_CAP_FAKE_SW_MSAA:
260 return (swr_screen(screen)->msaa_max_count > 1) ? 0 : 1;
261
262 /* fetch jit change for 2-4GB buffers requires alignment */
263 case PIPE_CAP_VERTEX_BUFFER_OFFSET_4BYTE_ALIGNED_ONLY:
264 case PIPE_CAP_VERTEX_BUFFER_STRIDE_4BYTE_ALIGNED_ONLY:
265 case PIPE_CAP_VERTEX_ELEMENT_SRC_OFFSET_4BYTE_ALIGNED_ONLY:
266 return 1;
267
268 /* unsupported features */
269 case PIPE_CAP_ANISOTROPIC_FILTER:
270 case PIPE_CAP_TEXTURE_BORDER_COLOR_QUIRK:
271 case PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT:
272 case PIPE_CAP_SHADER_STENCIL_EXPORT:
273 case PIPE_CAP_TEXTURE_BARRIER:
274 case PIPE_CAP_FRAGMENT_COLOR_CLAMPED:
275 case PIPE_CAP_VERTEX_COLOR_CLAMPED:
276 case PIPE_CAP_COMPUTE:
277 case PIPE_CAP_TGSI_VS_LAYER_VIEWPORT:
278 case PIPE_CAP_TGSI_CAN_COMPACT_CONSTANTS:
279 case PIPE_CAP_TGSI_TEXCOORD:
280 case PIPE_CAP_PREFER_BLIT_BASED_TEXTURE_TRANSFER:
281 case PIPE_CAP_MAX_TEXTURE_GATHER_COMPONENTS:
282 case PIPE_CAP_TEXTURE_GATHER_SM5:
283 case PIPE_CAP_TEXTURE_QUERY_LOD:
284 case PIPE_CAP_SAMPLE_SHADING:
285 case PIPE_CAP_TEXTURE_GATHER_OFFSETS:
286 case PIPE_CAP_TGSI_VS_WINDOW_SPACE_POSITION:
287 case PIPE_CAP_TGSI_FS_FINE_DERIVATIVE:
288 case PIPE_CAP_SAMPLER_VIEW_TARGET:
289 case PIPE_CAP_VERTEXID_NOBASE:
290 case PIPE_CAP_RESOURCE_FROM_USER_MEMORY:
291 case PIPE_CAP_DEVICE_RESET_STATUS_QUERY:
292 case PIPE_CAP_MAX_SHADER_PATCH_VARYINGS:
293 case PIPE_CAP_TGSI_TXQS:
294 case PIPE_CAP_FORCE_PERSAMPLE_INTERP:
295 case PIPE_CAP_SHAREABLE_SHADERS:
296 case PIPE_CAP_COPY_BETWEEN_COMPRESSED_AND_PLAIN_FORMATS:
297 case PIPE_CAP_DRAW_PARAMETERS:
298 case PIPE_CAP_TGSI_PACK_HALF_FLOAT:
299 case PIPE_CAP_MULTI_DRAW_INDIRECT:
300 case PIPE_CAP_MULTI_DRAW_INDIRECT_PARAMS:
301 case PIPE_CAP_TGSI_FS_POSITION_IS_SYSVAL:
302 case PIPE_CAP_TGSI_FS_FACE_IS_INTEGER_SYSVAL:
303 case PIPE_CAP_SHADER_BUFFER_OFFSET_ALIGNMENT:
304 case PIPE_CAP_INVALIDATE_BUFFER:
305 case PIPE_CAP_GENERATE_MIPMAP:
306 case PIPE_CAP_STRING_MARKER:
307 case PIPE_CAP_BUFFER_SAMPLER_VIEW_RGBA_ONLY:
308 case PIPE_CAP_SURFACE_REINTERPRET_BLOCKS:
309 case PIPE_CAP_QUERY_BUFFER_OBJECT:
310 case PIPE_CAP_QUERY_MEMORY_INFO:
311 case PIPE_CAP_ROBUST_BUFFER_ACCESS_BEHAVIOR:
312 case PIPE_CAP_PCI_GROUP:
313 case PIPE_CAP_PCI_BUS:
314 case PIPE_CAP_PCI_DEVICE:
315 case PIPE_CAP_PCI_FUNCTION:
316 case PIPE_CAP_FRAMEBUFFER_NO_ATTACHMENT:
317 case PIPE_CAP_PRIMITIVE_RESTART_FOR_PATCHES:
318 case PIPE_CAP_TGSI_VOTE:
319 case PIPE_CAP_MAX_WINDOW_RECTANGLES:
320 case PIPE_CAP_POLYGON_OFFSET_UNITS_UNSCALED:
321 case PIPE_CAP_VIEWPORT_SUBPIXEL_BITS:
322 case PIPE_CAP_TGSI_ARRAY_COMPONENTS:
323 case PIPE_CAP_TGSI_CAN_READ_OUTPUTS:
324 case PIPE_CAP_STREAM_OUTPUT_PAUSE_RESUME:
325 case PIPE_CAP_NATIVE_FENCE_FD:
326 case PIPE_CAP_GLSL_OPTIMIZE_CONSERVATIVELY:
327 case PIPE_CAP_TGSI_FS_FBFETCH:
328 case PIPE_CAP_TGSI_MUL_ZERO_WINS:
329 case PIPE_CAP_INT64:
330 case PIPE_CAP_INT64_DIVMOD:
331 case PIPE_CAP_TGSI_TEX_TXF_LZ:
332 case PIPE_CAP_TGSI_CLOCK:
333 case PIPE_CAP_POLYGON_MODE_FILL_RECTANGLE:
334 case PIPE_CAP_SPARSE_BUFFER_PAGE_SIZE:
335 case PIPE_CAP_TGSI_BALLOT:
336 case PIPE_CAP_TGSI_TES_LAYER_VIEWPORT:
337 case PIPE_CAP_CAN_BIND_CONST_BUFFER_AS_VERTEX:
338 case PIPE_CAP_ALLOW_MAPPED_BUFFERS_DURING_EXECUTION:
339 case PIPE_CAP_POST_DEPTH_COVERAGE:
340 case PIPE_CAP_BINDLESS_TEXTURE:
341 case PIPE_CAP_NIR_SAMPLERS_AS_DEREF:
342 case PIPE_CAP_QUERY_SO_OVERFLOW:
343 case PIPE_CAP_MEMOBJ:
344 case PIPE_CAP_LOAD_CONSTBUF:
345 case PIPE_CAP_TGSI_ANY_REG_AS_ADDRESS:
346 case PIPE_CAP_TILE_RASTER_ORDER:
347 case PIPE_CAP_MAX_COMBINED_SHADER_OUTPUT_RESOURCES:
348 case PIPE_CAP_SIGNED_VERTEX_BUFFER_OFFSET:
349 case PIPE_CAP_CONTEXT_PRIORITY_MASK:
350 return 0;
351
352 case PIPE_CAP_VENDOR_ID:
353 return 0xFFFFFFFF;
354 case PIPE_CAP_DEVICE_ID:
355 return 0xFFFFFFFF;
356 case PIPE_CAP_ACCELERATED:
357 return 0;
358 case PIPE_CAP_VIDEO_MEMORY: {
359 /* XXX: Do we want to return the full amount of system memory ? */
360 uint64_t system_memory;
361
362 if (!os_get_total_physical_memory(&system_memory))
363 return 0;
364
365 return (int)(system_memory >> 20);
366 }
367 }
368
369 /* should only get here on unhandled cases */
370 debug_printf("Unexpected PIPE_CAP %d query\n", param);
371 return 0;
372 }
373
374 static int
375 swr_get_shader_param(struct pipe_screen *screen,
376 enum pipe_shader_type shader,
377 enum pipe_shader_cap param)
378 {
379 if (shader == PIPE_SHADER_VERTEX ||
380 shader == PIPE_SHADER_FRAGMENT ||
381 shader == PIPE_SHADER_GEOMETRY)
382 return gallivm_get_shader_param(param);
383
384 // Todo: tesselation, compute
385 return 0;
386 }
387
388
389 static float
390 swr_get_paramf(struct pipe_screen *screen, enum pipe_capf param)
391 {
392 switch (param) {
393 case PIPE_CAPF_MAX_LINE_WIDTH:
394 case PIPE_CAPF_MAX_LINE_WIDTH_AA:
395 case PIPE_CAPF_MAX_POINT_WIDTH:
396 return 255.0; /* arbitrary */
397 case PIPE_CAPF_MAX_POINT_WIDTH_AA:
398 return 0.0;
399 case PIPE_CAPF_MAX_TEXTURE_ANISOTROPY:
400 return 0.0;
401 case PIPE_CAPF_MAX_TEXTURE_LOD_BIAS:
402 return 16.0; /* arbitrary */
403 case PIPE_CAPF_GUARD_BAND_LEFT:
404 case PIPE_CAPF_GUARD_BAND_TOP:
405 case PIPE_CAPF_GUARD_BAND_RIGHT:
406 case PIPE_CAPF_GUARD_BAND_BOTTOM:
407 return 0.0;
408 }
409 /* should only get here on unhandled cases */
410 debug_printf("Unexpected PIPE_CAPF %d query\n", param);
411 return 0.0;
412 }
413
414 SWR_FORMAT
415 mesa_to_swr_format(enum pipe_format format)
416 {
417 static const std::map<pipe_format,SWR_FORMAT> mesa2swr = {
418 /* depth / stencil */
419 {PIPE_FORMAT_Z16_UNORM, R16_UNORM}, // z
420 {PIPE_FORMAT_Z32_FLOAT, R32_FLOAT}, // z
421 {PIPE_FORMAT_Z24_UNORM_S8_UINT, R24_UNORM_X8_TYPELESS}, // z
422 {PIPE_FORMAT_Z24X8_UNORM, R24_UNORM_X8_TYPELESS}, // z
423 {PIPE_FORMAT_Z32_FLOAT_S8X24_UINT, R32_FLOAT_X8X24_TYPELESS}, // z
424
425 /* alpha */
426 {PIPE_FORMAT_A8_UNORM, A8_UNORM},
427 {PIPE_FORMAT_A16_UNORM, A16_UNORM},
428 {PIPE_FORMAT_A16_FLOAT, A16_FLOAT},
429 {PIPE_FORMAT_A32_FLOAT, A32_FLOAT},
430
431 /* odd sizes, bgr */
432 {PIPE_FORMAT_B5G6R5_UNORM, B5G6R5_UNORM},
433 {PIPE_FORMAT_B5G6R5_SRGB, B5G6R5_UNORM_SRGB},
434 {PIPE_FORMAT_B5G5R5A1_UNORM, B5G5R5A1_UNORM},
435 {PIPE_FORMAT_B5G5R5X1_UNORM, B5G5R5X1_UNORM},
436 {PIPE_FORMAT_B4G4R4A4_UNORM, B4G4R4A4_UNORM},
437 {PIPE_FORMAT_B8G8R8A8_UNORM, B8G8R8A8_UNORM},
438 {PIPE_FORMAT_B8G8R8A8_SRGB, B8G8R8A8_UNORM_SRGB},
439 {PIPE_FORMAT_B8G8R8X8_UNORM, B8G8R8X8_UNORM},
440 {PIPE_FORMAT_B8G8R8X8_SRGB, B8G8R8X8_UNORM_SRGB},
441
442 /* rgb10a2 */
443 {PIPE_FORMAT_R10G10B10A2_UNORM, R10G10B10A2_UNORM},
444 {PIPE_FORMAT_R10G10B10A2_SNORM, R10G10B10A2_SNORM},
445 {PIPE_FORMAT_R10G10B10A2_USCALED, R10G10B10A2_USCALED},
446 {PIPE_FORMAT_R10G10B10A2_SSCALED, R10G10B10A2_SSCALED},
447 {PIPE_FORMAT_R10G10B10A2_UINT, R10G10B10A2_UINT},
448
449 /* rgb10x2 */
450 {PIPE_FORMAT_R10G10B10X2_USCALED, R10G10B10X2_USCALED},
451
452 /* bgr10a2 */
453 {PIPE_FORMAT_B10G10R10A2_UNORM, B10G10R10A2_UNORM},
454 {PIPE_FORMAT_B10G10R10A2_SNORM, B10G10R10A2_SNORM},
455 {PIPE_FORMAT_B10G10R10A2_USCALED, B10G10R10A2_USCALED},
456 {PIPE_FORMAT_B10G10R10A2_SSCALED, B10G10R10A2_SSCALED},
457 {PIPE_FORMAT_B10G10R10A2_UINT, B10G10R10A2_UINT},
458
459 /* bgr10x2 */
460 {PIPE_FORMAT_B10G10R10X2_UNORM, B10G10R10X2_UNORM},
461
462 /* r11g11b10 */
463 {PIPE_FORMAT_R11G11B10_FLOAT, R11G11B10_FLOAT},
464
465 /* 32 bits per component */
466 {PIPE_FORMAT_R32_FLOAT, R32_FLOAT},
467 {PIPE_FORMAT_R32G32_FLOAT, R32G32_FLOAT},
468 {PIPE_FORMAT_R32G32B32_FLOAT, R32G32B32_FLOAT},
469 {PIPE_FORMAT_R32G32B32A32_FLOAT, R32G32B32A32_FLOAT},
470 {PIPE_FORMAT_R32G32B32X32_FLOAT, R32G32B32X32_FLOAT},
471
472 {PIPE_FORMAT_R32_USCALED, R32_USCALED},
473 {PIPE_FORMAT_R32G32_USCALED, R32G32_USCALED},
474 {PIPE_FORMAT_R32G32B32_USCALED, R32G32B32_USCALED},
475 {PIPE_FORMAT_R32G32B32A32_USCALED, R32G32B32A32_USCALED},
476
477 {PIPE_FORMAT_R32_SSCALED, R32_SSCALED},
478 {PIPE_FORMAT_R32G32_SSCALED, R32G32_SSCALED},
479 {PIPE_FORMAT_R32G32B32_SSCALED, R32G32B32_SSCALED},
480 {PIPE_FORMAT_R32G32B32A32_SSCALED, R32G32B32A32_SSCALED},
481
482 {PIPE_FORMAT_R32_UINT, R32_UINT},
483 {PIPE_FORMAT_R32G32_UINT, R32G32_UINT},
484 {PIPE_FORMAT_R32G32B32_UINT, R32G32B32_UINT},
485 {PIPE_FORMAT_R32G32B32A32_UINT, R32G32B32A32_UINT},
486
487 {PIPE_FORMAT_R32_SINT, R32_SINT},
488 {PIPE_FORMAT_R32G32_SINT, R32G32_SINT},
489 {PIPE_FORMAT_R32G32B32_SINT, R32G32B32_SINT},
490 {PIPE_FORMAT_R32G32B32A32_SINT, R32G32B32A32_SINT},
491
492 /* 16 bits per component */
493 {PIPE_FORMAT_R16_UNORM, R16_UNORM},
494 {PIPE_FORMAT_R16G16_UNORM, R16G16_UNORM},
495 {PIPE_FORMAT_R16G16B16_UNORM, R16G16B16_UNORM},
496 {PIPE_FORMAT_R16G16B16A16_UNORM, R16G16B16A16_UNORM},
497 {PIPE_FORMAT_R16G16B16X16_UNORM, R16G16B16X16_UNORM},
498
499 {PIPE_FORMAT_R16_USCALED, R16_USCALED},
500 {PIPE_FORMAT_R16G16_USCALED, R16G16_USCALED},
501 {PIPE_FORMAT_R16G16B16_USCALED, R16G16B16_USCALED},
502 {PIPE_FORMAT_R16G16B16A16_USCALED, R16G16B16A16_USCALED},
503
504 {PIPE_FORMAT_R16_SNORM, R16_SNORM},
505 {PIPE_FORMAT_R16G16_SNORM, R16G16_SNORM},
506 {PIPE_FORMAT_R16G16B16_SNORM, R16G16B16_SNORM},
507 {PIPE_FORMAT_R16G16B16A16_SNORM, R16G16B16A16_SNORM},
508
509 {PIPE_FORMAT_R16_SSCALED, R16_SSCALED},
510 {PIPE_FORMAT_R16G16_SSCALED, R16G16_SSCALED},
511 {PIPE_FORMAT_R16G16B16_SSCALED, R16G16B16_SSCALED},
512 {PIPE_FORMAT_R16G16B16A16_SSCALED, R16G16B16A16_SSCALED},
513
514 {PIPE_FORMAT_R16_UINT, R16_UINT},
515 {PIPE_FORMAT_R16G16_UINT, R16G16_UINT},
516 {PIPE_FORMAT_R16G16B16_UINT, R16G16B16_UINT},
517 {PIPE_FORMAT_R16G16B16A16_UINT, R16G16B16A16_UINT},
518
519 {PIPE_FORMAT_R16_SINT, R16_SINT},
520 {PIPE_FORMAT_R16G16_SINT, R16G16_SINT},
521 {PIPE_FORMAT_R16G16B16_SINT, R16G16B16_SINT},
522 {PIPE_FORMAT_R16G16B16A16_SINT, R16G16B16A16_SINT},
523
524 {PIPE_FORMAT_R16_FLOAT, R16_FLOAT},
525 {PIPE_FORMAT_R16G16_FLOAT, R16G16_FLOAT},
526 {PIPE_FORMAT_R16G16B16_FLOAT, R16G16B16_FLOAT},
527 {PIPE_FORMAT_R16G16B16A16_FLOAT, R16G16B16A16_FLOAT},
528 {PIPE_FORMAT_R16G16B16X16_FLOAT, R16G16B16X16_FLOAT},
529
530 /* 8 bits per component */
531 {PIPE_FORMAT_R8_UNORM, R8_UNORM},
532 {PIPE_FORMAT_R8G8_UNORM, R8G8_UNORM},
533 {PIPE_FORMAT_R8G8B8_UNORM, R8G8B8_UNORM},
534 {PIPE_FORMAT_R8G8B8_SRGB, R8G8B8_UNORM_SRGB},
535 {PIPE_FORMAT_R8G8B8A8_UNORM, R8G8B8A8_UNORM},
536 {PIPE_FORMAT_R8G8B8A8_SRGB, R8G8B8A8_UNORM_SRGB},
537 {PIPE_FORMAT_R8G8B8X8_UNORM, R8G8B8X8_UNORM},
538 {PIPE_FORMAT_R8G8B8X8_SRGB, R8G8B8X8_UNORM_SRGB},
539
540 {PIPE_FORMAT_R8_USCALED, R8_USCALED},
541 {PIPE_FORMAT_R8G8_USCALED, R8G8_USCALED},
542 {PIPE_FORMAT_R8G8B8_USCALED, R8G8B8_USCALED},
543 {PIPE_FORMAT_R8G8B8A8_USCALED, R8G8B8A8_USCALED},
544
545 {PIPE_FORMAT_R8_SNORM, R8_SNORM},
546 {PIPE_FORMAT_R8G8_SNORM, R8G8_SNORM},
547 {PIPE_FORMAT_R8G8B8_SNORM, R8G8B8_SNORM},
548 {PIPE_FORMAT_R8G8B8A8_SNORM, R8G8B8A8_SNORM},
549
550 {PIPE_FORMAT_R8_SSCALED, R8_SSCALED},
551 {PIPE_FORMAT_R8G8_SSCALED, R8G8_SSCALED},
552 {PIPE_FORMAT_R8G8B8_SSCALED, R8G8B8_SSCALED},
553 {PIPE_FORMAT_R8G8B8A8_SSCALED, R8G8B8A8_SSCALED},
554
555 {PIPE_FORMAT_R8_UINT, R8_UINT},
556 {PIPE_FORMAT_R8G8_UINT, R8G8_UINT},
557 {PIPE_FORMAT_R8G8B8_UINT, R8G8B8_UINT},
558 {PIPE_FORMAT_R8G8B8A8_UINT, R8G8B8A8_UINT},
559
560 {PIPE_FORMAT_R8_SINT, R8_SINT},
561 {PIPE_FORMAT_R8G8_SINT, R8G8_SINT},
562 {PIPE_FORMAT_R8G8B8_SINT, R8G8B8_SINT},
563 {PIPE_FORMAT_R8G8B8A8_SINT, R8G8B8A8_SINT},
564
565 /* These formats are valid for vertex data, but should not be used
566 * for render targets.
567 */
568
569 {PIPE_FORMAT_R32_FIXED, R32_SFIXED},
570 {PIPE_FORMAT_R32G32_FIXED, R32G32_SFIXED},
571 {PIPE_FORMAT_R32G32B32_FIXED, R32G32B32_SFIXED},
572 {PIPE_FORMAT_R32G32B32A32_FIXED, R32G32B32A32_SFIXED},
573
574 {PIPE_FORMAT_R64_FLOAT, R64_FLOAT},
575 {PIPE_FORMAT_R64G64_FLOAT, R64G64_FLOAT},
576 {PIPE_FORMAT_R64G64B64_FLOAT, R64G64B64_FLOAT},
577 {PIPE_FORMAT_R64G64B64A64_FLOAT, R64G64B64A64_FLOAT},
578
579 /* These formats have entries in SWR but don't have Load/StoreTile
580 * implementations. That means these aren't renderable, and thus having
581 * a mapping entry here is detrimental.
582 */
583 /*
584
585 {PIPE_FORMAT_L8_UNORM, L8_UNORM},
586 {PIPE_FORMAT_I8_UNORM, I8_UNORM},
587 {PIPE_FORMAT_L8A8_UNORM, L8A8_UNORM},
588 {PIPE_FORMAT_L16_UNORM, L16_UNORM},
589 {PIPE_FORMAT_UYVY, YCRCB_SWAPUVY},
590
591 {PIPE_FORMAT_L8_SRGB, L8_UNORM_SRGB},
592 {PIPE_FORMAT_L8A8_SRGB, L8A8_UNORM_SRGB},
593
594 {PIPE_FORMAT_DXT1_RGBA, BC1_UNORM},
595 {PIPE_FORMAT_DXT3_RGBA, BC2_UNORM},
596 {PIPE_FORMAT_DXT5_RGBA, BC3_UNORM},
597
598 {PIPE_FORMAT_DXT1_SRGBA, BC1_UNORM_SRGB},
599 {PIPE_FORMAT_DXT3_SRGBA, BC2_UNORM_SRGB},
600 {PIPE_FORMAT_DXT5_SRGBA, BC3_UNORM_SRGB},
601
602 {PIPE_FORMAT_RGTC1_UNORM, BC4_UNORM},
603 {PIPE_FORMAT_RGTC1_SNORM, BC4_SNORM},
604 {PIPE_FORMAT_RGTC2_UNORM, BC5_UNORM},
605 {PIPE_FORMAT_RGTC2_SNORM, BC5_SNORM},
606
607 {PIPE_FORMAT_L16A16_UNORM, L16A16_UNORM},
608 {PIPE_FORMAT_I16_UNORM, I16_UNORM},
609 {PIPE_FORMAT_L16_FLOAT, L16_FLOAT},
610 {PIPE_FORMAT_L16A16_FLOAT, L16A16_FLOAT},
611 {PIPE_FORMAT_I16_FLOAT, I16_FLOAT},
612 {PIPE_FORMAT_L32_FLOAT, L32_FLOAT},
613 {PIPE_FORMAT_L32A32_FLOAT, L32A32_FLOAT},
614 {PIPE_FORMAT_I32_FLOAT, I32_FLOAT},
615
616 {PIPE_FORMAT_I8_UINT, I8_UINT},
617 {PIPE_FORMAT_L8_UINT, L8_UINT},
618 {PIPE_FORMAT_L8A8_UINT, L8A8_UINT},
619
620 {PIPE_FORMAT_I8_SINT, I8_SINT},
621 {PIPE_FORMAT_L8_SINT, L8_SINT},
622 {PIPE_FORMAT_L8A8_SINT, L8A8_SINT},
623
624 */
625 };
626
627 auto it = mesa2swr.find(format);
628 if (it == mesa2swr.end())
629 return (SWR_FORMAT)-1;
630 else
631 return it->second;
632 }
633
634 static boolean
635 swr_displaytarget_layout(struct swr_screen *screen, struct swr_resource *res)
636 {
637 struct sw_winsys *winsys = screen->winsys;
638 struct sw_displaytarget *dt;
639
640 const unsigned width = align(res->swr.width, res->swr.halign);
641 const unsigned height = align(res->swr.height, res->swr.valign);
642
643 UINT stride;
644 dt = winsys->displaytarget_create(winsys,
645 res->base.bind,
646 res->base.format,
647 width, height,
648 64, NULL,
649 &stride);
650
651 if (dt == NULL)
652 return FALSE;
653
654 void *map = winsys->displaytarget_map(winsys, dt, 0);
655
656 res->display_target = dt;
657 res->swr.xpBaseAddress = (gfxptr_t)map;
658
659 /* Clear the display target surface */
660 if (map)
661 memset(map, 0, height * stride);
662
663 winsys->displaytarget_unmap(winsys, dt);
664
665 return TRUE;
666 }
667
668 static bool
669 swr_texture_layout(struct swr_screen *screen,
670 struct swr_resource *res,
671 boolean allocate)
672 {
673 struct pipe_resource *pt = &res->base;
674
675 pipe_format fmt = pt->format;
676 const struct util_format_description *desc = util_format_description(fmt);
677
678 res->has_depth = util_format_has_depth(desc);
679 res->has_stencil = util_format_has_stencil(desc);
680
681 if (res->has_stencil && !res->has_depth)
682 fmt = PIPE_FORMAT_R8_UINT;
683
684 /* We always use the SWR layout. For 2D and 3D textures this looks like:
685 *
686 * |<------- pitch ------->|
687 * +=======================+-------
688 * |Array 0 | ^
689 * | | |
690 * | Level 0 | |
691 * | | |
692 * | | qpitch
693 * +-----------+-----------+ |
694 * | | L2L2L2L2 | |
695 * | Level 1 | L3L3 | |
696 * | | L4 | v
697 * +===========+===========+-------
698 * |Array 1 |
699 * | |
700 * | Level 0 |
701 * | |
702 * | |
703 * +-----------+-----------+
704 * | | L2L2L2L2 |
705 * | Level 1 | L3L3 |
706 * | | L4 |
707 * +===========+===========+
708 *
709 * The overall width in bytes is known as the pitch, while the overall
710 * height in rows is the qpitch. Array slices are laid out logically below
711 * one another, qpitch rows apart. For 3D surfaces, the "level" values are
712 * just invalid for the higher array numbers (since depth is also
713 * minified). 1D and 1D array surfaces are stored effectively the same way,
714 * except that pitch never plays into it. All the levels are logically
715 * adjacent to each other on the X axis. The qpitch becomes the number of
716 * elements between array slices, while the pitch is unused.
717 *
718 * Each level's sizes are subject to the valign and halign settings of the
719 * surface. For compressed formats that swr is unaware of, we will use an
720 * appropriately-sized uncompressed format, and scale the widths/heights.
721 *
722 * This surface is stored inside res->swr. For depth/stencil textures,
723 * res->secondary will have an identically-laid-out but R8_UINT-formatted
724 * stencil tree. In the Z32F_S8 case, the primary surface still has 64-bpp
725 * texels, to simplify map/unmap logic which copies the stencil values
726 * in/out.
727 */
728
729 res->swr.width = pt->width0;
730 res->swr.height = pt->height0;
731 res->swr.type = swr_convert_target_type(pt->target);
732 res->swr.tileMode = SWR_TILE_NONE;
733 res->swr.format = mesa_to_swr_format(fmt);
734 res->swr.numSamples = std::max(1u, pt->nr_samples);
735
736 if (pt->bind & (PIPE_BIND_RENDER_TARGET | PIPE_BIND_DEPTH_STENCIL)) {
737 res->swr.halign = KNOB_MACROTILE_X_DIM;
738 res->swr.valign = KNOB_MACROTILE_Y_DIM;
739
740 /* If SWR_MSAA_FORCE_ENABLE is set, turn on MSAA and override requested
741 * surface sample count. */
742 if (screen->msaa_force_enable) {
743 res->swr.numSamples = screen->msaa_max_count;
744 fprintf(stderr,"swr_texture_layout: forcing sample count: %d\n",
745 res->swr.numSamples);
746 }
747 } else {
748 res->swr.halign = 1;
749 res->swr.valign = 1;
750 }
751
752 unsigned halign = res->swr.halign * util_format_get_blockwidth(fmt);
753 unsigned width = align(pt->width0, halign);
754 if (pt->target == PIPE_TEXTURE_1D || pt->target == PIPE_TEXTURE_1D_ARRAY) {
755 for (int level = 1; level <= pt->last_level; level++)
756 width += align(u_minify(pt->width0, level), halign);
757 res->swr.pitch = util_format_get_blocksize(fmt);
758 res->swr.qpitch = util_format_get_nblocksx(fmt, width);
759 } else {
760 // The pitch is the overall width of the texture in bytes. Most of the
761 // time this is the pitch of level 0 since all the other levels fit
762 // underneath it. However in some degenerate situations, the width of
763 // level1 + level2 may be larger. In that case, we use those
764 // widths. This can happen if, e.g. halign is 32, and the width of level
765 // 0 is 32 or less. In that case, the aligned levels 1 and 2 will also
766 // be 32 each, adding up to 64.
767 unsigned valign = res->swr.valign * util_format_get_blockheight(fmt);
768 if (pt->last_level > 1) {
769 width = std::max<uint32_t>(
770 width,
771 align(u_minify(pt->width0, 1), halign) +
772 align(u_minify(pt->width0, 2), halign));
773 }
774 res->swr.pitch = util_format_get_stride(fmt, width);
775
776 // The qpitch is controlled by either the height of the second LOD, or
777 // the combination of all the later LODs.
778 unsigned height = align(pt->height0, valign);
779 if (pt->last_level == 1) {
780 height += align(u_minify(pt->height0, 1), valign);
781 } else if (pt->last_level > 1) {
782 unsigned level1 = align(u_minify(pt->height0, 1), valign);
783 unsigned level2 = 0;
784 for (int level = 2; level <= pt->last_level; level++) {
785 level2 += align(u_minify(pt->height0, level), valign);
786 }
787 height += std::max(level1, level2);
788 }
789 res->swr.qpitch = util_format_get_nblocksy(fmt, height);
790 }
791
792 if (pt->target == PIPE_TEXTURE_3D)
793 res->swr.depth = pt->depth0;
794 else
795 res->swr.depth = pt->array_size;
796
797 // Fix up swr format if necessary so that LOD offset computation works
798 if (res->swr.format == (SWR_FORMAT)-1) {
799 switch (util_format_get_blocksize(fmt)) {
800 default:
801 unreachable("Unexpected format block size");
802 case 1: res->swr.format = R8_UINT; break;
803 case 2: res->swr.format = R16_UINT; break;
804 case 4: res->swr.format = R32_UINT; break;
805 case 8:
806 if (util_format_is_compressed(fmt))
807 res->swr.format = BC4_UNORM;
808 else
809 res->swr.format = R32G32_UINT;
810 break;
811 case 16:
812 if (util_format_is_compressed(fmt))
813 res->swr.format = BC5_UNORM;
814 else
815 res->swr.format = R32G32B32A32_UINT;
816 break;
817 }
818 }
819
820 for (int level = 0; level <= pt->last_level; level++) {
821 res->mip_offsets[level] =
822 ComputeSurfaceOffset<false>(0, 0, 0, 0, 0, level, &res->swr);
823 }
824
825 size_t total_size = (uint64_t)res->swr.depth * res->swr.qpitch *
826 res->swr.pitch * res->swr.numSamples;
827 if (total_size > SWR_MAX_TEXTURE_SIZE)
828 return false;
829
830 if (allocate) {
831 res->swr.xpBaseAddress = (gfxptr_t)AlignedMalloc(total_size, 64);
832 if (!res->swr.xpBaseAddress)
833 return false;
834
835 if (res->has_depth && res->has_stencil) {
836 res->secondary = res->swr;
837 res->secondary.format = R8_UINT;
838 res->secondary.pitch = res->swr.pitch / util_format_get_blocksize(fmt);
839
840 for (int level = 0; level <= pt->last_level; level++) {
841 res->secondary_mip_offsets[level] =
842 ComputeSurfaceOffset<false>(0, 0, 0, 0, 0, level, &res->secondary);
843 }
844
845 total_size = res->secondary.depth * res->secondary.qpitch *
846 res->secondary.pitch * res->secondary.numSamples;
847
848 res->secondary.xpBaseAddress = (gfxptr_t) AlignedMalloc(total_size, 64);
849 if (!res->secondary.xpBaseAddress) {
850 AlignedFree((void *)res->swr.xpBaseAddress);
851 return false;
852 }
853 }
854 }
855
856 return true;
857 }
858
859 static boolean
860 swr_can_create_resource(struct pipe_screen *screen,
861 const struct pipe_resource *templat)
862 {
863 struct swr_resource res;
864 memset(&res, 0, sizeof(res));
865 res.base = *templat;
866 return swr_texture_layout(swr_screen(screen), &res, false);
867 }
868
869 /* Helper function that conditionally creates a single-sample resolve resource
870 * and attaches it to main multisample resource. */
871 static boolean
872 swr_create_resolve_resource(struct pipe_screen *_screen,
873 struct swr_resource *msaa_res)
874 {
875 struct swr_screen *screen = swr_screen(_screen);
876
877 /* If resource is multisample, create a single-sample resolve resource */
878 if (msaa_res->base.nr_samples > 1 || (screen->msaa_force_enable &&
879 !(msaa_res->base.flags & SWR_RESOURCE_FLAG_ALT_SURFACE))) {
880
881 /* Create a single-sample copy of the resource. Copy the original
882 * resource parameters and set flag to prevent recursion when re-calling
883 * resource_create */
884 struct pipe_resource alt_template = msaa_res->base;
885 alt_template.nr_samples = 0;
886 alt_template.flags |= SWR_RESOURCE_FLAG_ALT_SURFACE;
887
888 /* Note: Display_target is a special single-sample resource, only the
889 * display_target has been created already. */
890 if (msaa_res->base.bind & (PIPE_BIND_DISPLAY_TARGET | PIPE_BIND_SCANOUT
891 | PIPE_BIND_SHARED)) {
892 /* Allocate the multisample buffers. */
893 if (!swr_texture_layout(screen, msaa_res, true))
894 return false;
895
896 /* Alt resource will only be bound as PIPE_BIND_RENDER_TARGET
897 * remove the DISPLAY_TARGET, SCANOUT, and SHARED bindings */
898 alt_template.bind = PIPE_BIND_RENDER_TARGET;
899 }
900
901 /* Allocate single-sample resolve surface */
902 struct pipe_resource *alt;
903 alt = _screen->resource_create(_screen, &alt_template);
904 if (!alt)
905 return false;
906
907 /* Attach it to the multisample resource */
908 msaa_res->resolve_target = alt;
909
910 /* Hang resolve surface state off the multisample surface state to so
911 * StoreTiles knows where to resolve the surface. */
912 msaa_res->swr.xpAuxBaseAddress = (gfxptr_t)&swr_resource(alt)->swr;
913 }
914
915 return true; /* success */
916 }
917
918 static struct pipe_resource *
919 swr_resource_create(struct pipe_screen *_screen,
920 const struct pipe_resource *templat)
921 {
922 struct swr_screen *screen = swr_screen(_screen);
923 struct swr_resource *res = CALLOC_STRUCT(swr_resource);
924 if (!res)
925 return NULL;
926
927 res->base = *templat;
928 pipe_reference_init(&res->base.reference, 1);
929 res->base.screen = &screen->base;
930
931 if (swr_resource_is_texture(&res->base)) {
932 if (res->base.bind & (PIPE_BIND_DISPLAY_TARGET | PIPE_BIND_SCANOUT
933 | PIPE_BIND_SHARED)) {
934 /* displayable surface
935 * first call swr_texture_layout without allocating to finish
936 * filling out the SWR_SURFACE_STATE in res */
937 swr_texture_layout(screen, res, false);
938 if (!swr_displaytarget_layout(screen, res))
939 goto fail;
940 } else {
941 /* texture map */
942 if (!swr_texture_layout(screen, res, true))
943 goto fail;
944 }
945
946 /* If resource was multisample, create resolve resource and attach
947 * it to multisample resource. */
948 if (!swr_create_resolve_resource(_screen, res))
949 goto fail;
950
951 } else {
952 /* other data (vertex buffer, const buffer, etc) */
953 assert(util_format_get_blocksize(templat->format) == 1);
954 assert(templat->height0 == 1);
955 assert(templat->depth0 == 1);
956 assert(templat->last_level == 0);
957
958 /* Easiest to just call swr_texture_layout, as it sets up
959 * SWR_SURFACE_STATE in res */
960 if (!swr_texture_layout(screen, res, true))
961 goto fail;
962 }
963
964 return &res->base;
965
966 fail:
967 FREE(res);
968 return NULL;
969 }
970
971 static void
972 swr_resource_destroy(struct pipe_screen *p_screen, struct pipe_resource *pt)
973 {
974 struct swr_screen *screen = swr_screen(p_screen);
975 struct swr_resource *spr = swr_resource(pt);
976
977 if (spr->display_target) {
978 /* If resource is display target, winsys manages the buffer and will
979 * free it on displaytarget_destroy. */
980 swr_fence_finish(p_screen, NULL, screen->flush_fence, 0);
981
982 struct sw_winsys *winsys = screen->winsys;
983 winsys->displaytarget_destroy(winsys, spr->display_target);
984
985 if (spr->swr.numSamples > 1) {
986 /* Free an attached resolve resource */
987 struct swr_resource *alt = swr_resource(spr->resolve_target);
988 swr_fence_work_free(screen->flush_fence, (void*)(alt->swr.xpBaseAddress), true);
989
990 /* Free multisample buffer */
991 swr_fence_work_free(screen->flush_fence, (void*)(spr->swr.xpBaseAddress), true);
992 }
993 } else {
994 /* For regular resources, defer deletion */
995 swr_resource_unused(pt);
996
997 if (spr->swr.numSamples > 1) {
998 /* Free an attached resolve resource */
999 struct swr_resource *alt = swr_resource(spr->resolve_target);
1000 swr_fence_work_free(screen->flush_fence, (void*)(alt->swr.xpBaseAddress), true);
1001 }
1002
1003 swr_fence_work_free(screen->flush_fence, (void*)(spr->swr.xpBaseAddress), true);
1004 swr_fence_work_free(screen->flush_fence,
1005 (void*)(spr->secondary.xpBaseAddress), true);
1006
1007 /* If work queue grows too large, submit a fence to force queue to
1008 * drain. This is mainly to decrease the amount of memory used by the
1009 * piglit streaming-texture-leak test */
1010 if (screen->pipe && swr_fence(screen->flush_fence)->work.count > 64)
1011 swr_fence_submit(swr_context(screen->pipe), screen->flush_fence);
1012 }
1013
1014 FREE(spr);
1015 }
1016
1017
1018 static void
1019 swr_flush_frontbuffer(struct pipe_screen *p_screen,
1020 struct pipe_resource *resource,
1021 unsigned level,
1022 unsigned layer,
1023 void *context_private,
1024 struct pipe_box *sub_box)
1025 {
1026 struct swr_screen *screen = swr_screen(p_screen);
1027 struct sw_winsys *winsys = screen->winsys;
1028 struct swr_resource *spr = swr_resource(resource);
1029 struct pipe_context *pipe = screen->pipe;
1030 struct swr_context *ctx = swr_context(pipe);
1031
1032 if (pipe) {
1033 swr_fence_finish(p_screen, NULL, screen->flush_fence, 0);
1034 swr_resource_unused(resource);
1035 ctx->api.pfnSwrEndFrame(ctx->swrContext);
1036 }
1037
1038 /* Multisample resolved into resolve_target at flush with store_resource */
1039 if (pipe && spr->swr.numSamples > 1) {
1040 struct pipe_resource *resolve_target = spr->resolve_target;
1041
1042 /* Once resolved, copy into display target */
1043 SWR_SURFACE_STATE *resolve = &swr_resource(resolve_target)->swr;
1044
1045 void *map = winsys->displaytarget_map(winsys, spr->display_target,
1046 PIPE_TRANSFER_WRITE);
1047 memcpy(map, (void*)(resolve->xpBaseAddress), resolve->pitch * resolve->height);
1048 winsys->displaytarget_unmap(winsys, spr->display_target);
1049 }
1050
1051 debug_assert(spr->display_target);
1052 if (spr->display_target)
1053 winsys->displaytarget_display(
1054 winsys, spr->display_target, context_private, sub_box);
1055 }
1056
1057
1058 static void
1059 swr_destroy_screen(struct pipe_screen *p_screen)
1060 {
1061 struct swr_screen *screen = swr_screen(p_screen);
1062 struct sw_winsys *winsys = screen->winsys;
1063
1064 fprintf(stderr, "SWR destroy screen!\n");
1065
1066 swr_fence_finish(p_screen, NULL, screen->flush_fence, 0);
1067 swr_fence_reference(p_screen, &screen->flush_fence, NULL);
1068
1069 JitDestroyContext(screen->hJitMgr);
1070 #if USE_SIMD16_SHADERS
1071 JitDestroyContext(screen->hJitMgr16);
1072 #endif
1073
1074 if (winsys->destroy)
1075 winsys->destroy(winsys);
1076
1077 FREE(screen);
1078 }
1079
1080
1081 static void
1082 swr_validate_env_options(struct swr_screen *screen)
1083 {
1084 /* The client_copy_limit sets a maximum on the amount of user-buffer memory
1085 * copied to scratch space on a draw. Past this, the draw will access
1086 * user-buffer directly and then block. This is faster than queuing many
1087 * large client draws. */
1088 screen->client_copy_limit = SWR_CLIENT_COPY_LIMIT;
1089 int client_copy_limit =
1090 debug_get_num_option("SWR_CLIENT_COPY_LIMIT", SWR_CLIENT_COPY_LIMIT);
1091 if (client_copy_limit > 0)
1092 screen->client_copy_limit = client_copy_limit;
1093
1094 /* XXX msaa under development, disable by default for now */
1095 screen->msaa_max_count = 1; /* was SWR_MAX_NUM_MULTISAMPLES; */
1096
1097 /* validate env override values, within range and power of 2 */
1098 int msaa_max_count = debug_get_num_option("SWR_MSAA_MAX_COUNT", 1);
1099 if (msaa_max_count != 1) {
1100 if ((msaa_max_count < 1) || (msaa_max_count > SWR_MAX_NUM_MULTISAMPLES)
1101 || !util_is_power_of_two(msaa_max_count)) {
1102 fprintf(stderr, "SWR_MSAA_MAX_COUNT invalid: %d\n", msaa_max_count);
1103 fprintf(stderr, "must be power of 2 between 1 and %d" \
1104 " (or 1 to disable msaa)\n",
1105 SWR_MAX_NUM_MULTISAMPLES);
1106 msaa_max_count = 1;
1107 }
1108
1109 fprintf(stderr, "SWR_MSAA_MAX_COUNT: %d\n", msaa_max_count);
1110 if (msaa_max_count == 1)
1111 fprintf(stderr, "(msaa disabled)\n");
1112
1113 screen->msaa_max_count = msaa_max_count;
1114 }
1115
1116 screen->msaa_force_enable = debug_get_bool_option(
1117 "SWR_MSAA_FORCE_ENABLE", false);
1118 if (screen->msaa_force_enable)
1119 fprintf(stderr, "SWR_MSAA_FORCE_ENABLE: true\n");
1120 }
1121
1122
1123 PUBLIC
1124 struct pipe_screen *
1125 swr_create_screen_internal(struct sw_winsys *winsys)
1126 {
1127 struct swr_screen *screen = CALLOC_STRUCT(swr_screen);
1128
1129 if (!screen)
1130 return NULL;
1131
1132 if (!lp_build_init()) {
1133 FREE(screen);
1134 return NULL;
1135 }
1136
1137 screen->winsys = winsys;
1138 screen->base.get_name = swr_get_name;
1139 screen->base.get_vendor = swr_get_vendor;
1140 screen->base.is_format_supported = swr_is_format_supported;
1141 screen->base.context_create = swr_create_context;
1142 screen->base.can_create_resource = swr_can_create_resource;
1143
1144 screen->base.destroy = swr_destroy_screen;
1145 screen->base.get_param = swr_get_param;
1146 screen->base.get_shader_param = swr_get_shader_param;
1147 screen->base.get_paramf = swr_get_paramf;
1148
1149 screen->base.resource_create = swr_resource_create;
1150 screen->base.resource_destroy = swr_resource_destroy;
1151
1152 screen->base.flush_frontbuffer = swr_flush_frontbuffer;
1153
1154 // Pass in "" for architecture for run-time determination
1155 screen->hJitMgr = JitCreateContext(KNOB_SIMD_WIDTH, "", "swr");
1156 #if USE_SIMD16_SHADERS
1157 screen->hJitMgr16 = JitCreateContext(16, "", "swr");
1158 #endif
1159
1160 swr_fence_init(&screen->base);
1161
1162 swr_validate_env_options(screen);
1163
1164 return &screen->base;
1165 }
1166