1 /****************************************************************************
2 * Copyright (C) 2015 Intel Corporation. All Rights Reserved.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
22 ***************************************************************************/
24 #include "swr_context.h"
25 #include "swr_public.h"
26 #include "swr_screen.h"
27 #include "swr_resource.h"
28 #include "swr_fence.h"
29 #include "gen_knobs.h"
31 #include "pipe/p_screen.h"
32 #include "pipe/p_defines.h"
33 #include "util/u_memory.h"
34 #include "util/u_format.h"
35 #include "util/u_inlines.h"
36 #include "util/u_cpu_detect.h"
37 #include "util/u_format_s3tc.h"
38 #include "util/u_string.h"
40 #include "state_tracker/sw_winsys.h"
44 #include "memory/TilingFunctions.h"
49 /* MSVC case instensitive compare */
50 #if defined(PIPE_CC_MSVC)
51 #define strcasecmp lstrcmpiA
56 * XXX Check max texture size values against core and sampler.
58 #define SWR_MAX_TEXTURE_SIZE (4 * 1024 * 1024 * 1024ULL) /* 4GB */
59 #define SWR_MAX_TEXTURE_2D_LEVELS 14 /* 8K x 8K for now */
60 #define SWR_MAX_TEXTURE_3D_LEVELS 12 /* 2K x 2K x 2K for now */
61 #define SWR_MAX_TEXTURE_CUBE_LEVELS 14 /* 8K x 8K for now */
62 #define SWR_MAX_TEXTURE_ARRAY_LAYERS 512 /* 8K x 512 / 8K x 8K x 512 */
64 /* Flag indicates creation of alternate surface, to prevent recursive loop
65 * in resource creation when msaa_force_enable is set. */
66 #define SWR_RESOURCE_FLAG_ALT_SURFACE (PIPE_RESOURCE_FLAG_DRV_PRIV << 0)
70 swr_get_name(struct pipe_screen
*screen
)
73 util_snprintf(buf
, sizeof(buf
), "SWR (LLVM %u.%u, %u bits)",
74 HAVE_LLVM
>> 8, HAVE_LLVM
& 0xff,
75 lp_native_vector_width
);
80 swr_get_vendor(struct pipe_screen
*screen
)
82 return "Intel Corporation";
86 swr_is_format_supported(struct pipe_screen
*_screen
,
87 enum pipe_format format
,
88 enum pipe_texture_target target
,
89 unsigned sample_count
,
92 struct swr_screen
*screen
= swr_screen(_screen
);
93 struct sw_winsys
*winsys
= screen
->winsys
;
94 const struct util_format_description
*format_desc
;
96 assert(target
== PIPE_BUFFER
|| target
== PIPE_TEXTURE_1D
97 || target
== PIPE_TEXTURE_1D_ARRAY
98 || target
== PIPE_TEXTURE_2D
99 || target
== PIPE_TEXTURE_2D_ARRAY
100 || target
== PIPE_TEXTURE_RECT
101 || target
== PIPE_TEXTURE_3D
102 || target
== PIPE_TEXTURE_CUBE
103 || target
== PIPE_TEXTURE_CUBE_ARRAY
);
105 format_desc
= util_format_description(format
);
109 if ((sample_count
> screen
->msaa_max_count
)
110 || !util_is_power_of_two(sample_count
))
113 if (bind
& PIPE_BIND_DISPLAY_TARGET
) {
114 if (!winsys
->is_displaytarget_format_supported(winsys
, bind
, format
))
118 if (bind
& PIPE_BIND_RENDER_TARGET
) {
119 if (format_desc
->colorspace
== UTIL_FORMAT_COLORSPACE_ZS
)
122 if (mesa_to_swr_format(format
) == (SWR_FORMAT
)-1)
126 * Although possible, it is unnatural to render into compressed or YUV
127 * surfaces. So disable these here to avoid going into weird paths
128 * inside the state trackers.
130 if (format_desc
->block
.width
!= 1 || format_desc
->block
.height
!= 1)
134 if (bind
& PIPE_BIND_DEPTH_STENCIL
) {
135 if (format_desc
->colorspace
!= UTIL_FORMAT_COLORSPACE_ZS
)
138 if (mesa_to_swr_format(format
) == (SWR_FORMAT
)-1)
142 if (format_desc
->layout
== UTIL_FORMAT_LAYOUT_BPTC
||
143 format_desc
->layout
== UTIL_FORMAT_LAYOUT_ASTC
) {
147 if (format_desc
->layout
== UTIL_FORMAT_LAYOUT_ETC
&&
148 format
!= PIPE_FORMAT_ETC1_RGB8
) {
152 if (format_desc
->layout
== UTIL_FORMAT_LAYOUT_S3TC
) {
153 return util_format_s3tc_enabled
;
160 swr_get_param(struct pipe_screen
*screen
, enum pipe_cap param
)
164 case PIPE_CAP_MAX_RENDER_TARGETS
:
165 return PIPE_MAX_COLOR_BUFS
;
166 case PIPE_CAP_MAX_TEXTURE_2D_LEVELS
:
167 return SWR_MAX_TEXTURE_2D_LEVELS
;
168 case PIPE_CAP_MAX_TEXTURE_3D_LEVELS
:
169 return SWR_MAX_TEXTURE_3D_LEVELS
;
170 case PIPE_CAP_MAX_TEXTURE_CUBE_LEVELS
:
171 return SWR_MAX_TEXTURE_CUBE_LEVELS
;
172 case PIPE_CAP_MAX_STREAM_OUTPUT_BUFFERS
:
173 return MAX_SO_STREAMS
;
174 case PIPE_CAP_MAX_STREAM_OUTPUT_SEPARATE_COMPONENTS
:
175 case PIPE_CAP_MAX_STREAM_OUTPUT_INTERLEAVED_COMPONENTS
:
176 return MAX_ATTRIBUTES
* 4;
177 case PIPE_CAP_MAX_GEOMETRY_OUTPUT_VERTICES
:
178 case PIPE_CAP_MAX_GEOMETRY_TOTAL_OUTPUT_COMPONENTS
:
180 case PIPE_CAP_MAX_VERTEX_STREAMS
:
182 case PIPE_CAP_MAX_VERTEX_ATTRIB_STRIDE
:
184 case PIPE_CAP_MAX_TEXTURE_ARRAY_LAYERS
:
185 return SWR_MAX_TEXTURE_ARRAY_LAYERS
;
186 case PIPE_CAP_MIN_TEXEL_OFFSET
:
188 case PIPE_CAP_MAX_TEXEL_OFFSET
:
190 case PIPE_CAP_GLSL_FEATURE_LEVEL
:
192 case PIPE_CAP_CONSTANT_BUFFER_OFFSET_ALIGNMENT
:
194 case PIPE_CAP_MIN_MAP_BUFFER_ALIGNMENT
:
196 case PIPE_CAP_MAX_TEXTURE_BUFFER_SIZE
:
198 case PIPE_CAP_TEXTURE_BUFFER_OFFSET_ALIGNMENT
:
200 case PIPE_CAP_MAX_VIEWPORTS
:
202 case PIPE_CAP_ENDIANNESS
:
203 return PIPE_ENDIAN_NATIVE
;
204 case PIPE_CAP_MIN_TEXTURE_GATHER_OFFSET
:
205 case PIPE_CAP_MAX_TEXTURE_GATHER_OFFSET
:
208 /* supported features */
209 case PIPE_CAP_NPOT_TEXTURES
:
210 case PIPE_CAP_MIXED_FRAMEBUFFER_SIZES
:
211 case PIPE_CAP_MIXED_COLOR_DEPTH_BITS
:
212 case PIPE_CAP_TWO_SIDED_STENCIL
:
214 case PIPE_CAP_POINT_SPRITE
:
215 case PIPE_CAP_MAX_DUAL_SOURCE_RENDER_TARGETS
:
216 case PIPE_CAP_OCCLUSION_QUERY
:
217 case PIPE_CAP_QUERY_TIME_ELAPSED
:
218 case PIPE_CAP_QUERY_PIPELINE_STATISTICS
:
219 case PIPE_CAP_TEXTURE_MIRROR_CLAMP
:
220 case PIPE_CAP_TEXTURE_SHADOW_MAP
:
221 case PIPE_CAP_TEXTURE_SWIZZLE
:
222 case PIPE_CAP_BLEND_EQUATION_SEPARATE
:
223 case PIPE_CAP_INDEP_BLEND_ENABLE
:
224 case PIPE_CAP_INDEP_BLEND_FUNC
:
225 case PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT
:
226 case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER
:
227 case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER
:
228 case PIPE_CAP_DEPTH_CLIP_DISABLE
:
229 case PIPE_CAP_PRIMITIVE_RESTART
:
230 case PIPE_CAP_TGSI_INSTANCEID
:
231 case PIPE_CAP_VERTEX_ELEMENT_INSTANCE_DIVISOR
:
232 case PIPE_CAP_START_INSTANCE
:
233 case PIPE_CAP_SEAMLESS_CUBE_MAP
:
234 case PIPE_CAP_SEAMLESS_CUBE_MAP_PER_TEXTURE
:
235 case PIPE_CAP_CONDITIONAL_RENDER
:
236 case PIPE_CAP_VERTEX_COLOR_UNCLAMPED
:
237 case PIPE_CAP_MIXED_COLORBUFFER_FORMATS
:
238 case PIPE_CAP_QUADS_FOLLOW_PROVOKING_VERTEX_CONVENTION
:
239 case PIPE_CAP_USER_VERTEX_BUFFERS
:
240 case PIPE_CAP_USER_CONSTANT_BUFFERS
:
241 case PIPE_CAP_STREAM_OUTPUT_INTERLEAVE_BUFFERS
:
242 case PIPE_CAP_QUERY_TIMESTAMP
:
243 case PIPE_CAP_TEXTURE_BUFFER_OBJECTS
:
244 case PIPE_CAP_BUFFER_MAP_PERSISTENT_COHERENT
:
245 case PIPE_CAP_DRAW_INDIRECT
:
247 case PIPE_CAP_CONDITIONAL_RENDER_INVERTED
:
248 case PIPE_CAP_CLIP_HALFZ
:
249 case PIPE_CAP_POLYGON_OFFSET_CLAMP
:
250 case PIPE_CAP_DEPTH_BOUNDS_TEST
:
251 case PIPE_CAP_CLEAR_TEXTURE
:
252 case PIPE_CAP_TEXTURE_FLOAT_LINEAR
:
253 case PIPE_CAP_TEXTURE_HALF_FLOAT_LINEAR
:
254 case PIPE_CAP_CULL_DISTANCE
:
255 case PIPE_CAP_CUBE_MAP_ARRAY
:
256 case PIPE_CAP_DOUBLES
:
260 * If user has explicitly set max_sample_count = 0 (via SWR_MSAA_MAX_COUNT)
261 * then disable all MSAA support and go back to old caps. */
262 case PIPE_CAP_TEXTURE_MULTISAMPLE
:
263 case PIPE_CAP_MULTISAMPLE_Z_RESOLVE
:
264 return swr_screen(screen
)->msaa_max_count
? 1 : 0;
265 case PIPE_CAP_FAKE_SW_MSAA
:
266 return swr_screen(screen
)->msaa_max_count
? 0 : 1;
268 /* unsupported features */
269 case PIPE_CAP_ANISOTROPIC_FILTER
:
270 case PIPE_CAP_TEXTURE_BORDER_COLOR_QUIRK
:
271 case PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT
:
272 case PIPE_CAP_SHADER_STENCIL_EXPORT
:
273 case PIPE_CAP_TEXTURE_BARRIER
:
274 case PIPE_CAP_FRAGMENT_COLOR_CLAMPED
:
275 case PIPE_CAP_VERTEX_COLOR_CLAMPED
:
276 case PIPE_CAP_COMPUTE
:
277 case PIPE_CAP_TGSI_VS_LAYER_VIEWPORT
:
278 case PIPE_CAP_TGSI_CAN_COMPACT_CONSTANTS
:
279 case PIPE_CAP_VERTEX_BUFFER_OFFSET_4BYTE_ALIGNED_ONLY
:
280 case PIPE_CAP_VERTEX_BUFFER_STRIDE_4BYTE_ALIGNED_ONLY
:
281 case PIPE_CAP_VERTEX_ELEMENT_SRC_OFFSET_4BYTE_ALIGNED_ONLY
:
282 case PIPE_CAP_TGSI_TEXCOORD
:
283 case PIPE_CAP_PREFER_BLIT_BASED_TEXTURE_TRANSFER
:
284 case PIPE_CAP_MAX_TEXTURE_GATHER_COMPONENTS
:
285 case PIPE_CAP_TEXTURE_GATHER_SM5
:
286 case PIPE_CAP_TEXTURE_QUERY_LOD
:
287 case PIPE_CAP_SAMPLE_SHADING
:
288 case PIPE_CAP_TEXTURE_GATHER_OFFSETS
:
289 case PIPE_CAP_TGSI_VS_WINDOW_SPACE_POSITION
:
290 case PIPE_CAP_TGSI_FS_FINE_DERIVATIVE
:
291 case PIPE_CAP_SAMPLER_VIEW_TARGET
:
292 case PIPE_CAP_VERTEXID_NOBASE
:
293 case PIPE_CAP_RESOURCE_FROM_USER_MEMORY
:
294 case PIPE_CAP_DEVICE_RESET_STATUS_QUERY
:
295 case PIPE_CAP_MAX_SHADER_PATCH_VARYINGS
:
296 case PIPE_CAP_TGSI_TXQS
:
297 case PIPE_CAP_FORCE_PERSAMPLE_INTERP
:
298 case PIPE_CAP_SHAREABLE_SHADERS
:
299 case PIPE_CAP_COPY_BETWEEN_COMPRESSED_AND_PLAIN_FORMATS
:
300 case PIPE_CAP_DRAW_PARAMETERS
:
301 case PIPE_CAP_TGSI_PACK_HALF_FLOAT
:
302 case PIPE_CAP_MULTI_DRAW_INDIRECT
:
303 case PIPE_CAP_MULTI_DRAW_INDIRECT_PARAMS
:
304 case PIPE_CAP_TGSI_FS_POSITION_IS_SYSVAL
:
305 case PIPE_CAP_TGSI_FS_FACE_IS_INTEGER_SYSVAL
:
306 case PIPE_CAP_SHADER_BUFFER_OFFSET_ALIGNMENT
:
307 case PIPE_CAP_INVALIDATE_BUFFER
:
308 case PIPE_CAP_GENERATE_MIPMAP
:
309 case PIPE_CAP_STRING_MARKER
:
310 case PIPE_CAP_BUFFER_SAMPLER_VIEW_RGBA_ONLY
:
311 case PIPE_CAP_SURFACE_REINTERPRET_BLOCKS
:
312 case PIPE_CAP_QUERY_BUFFER_OBJECT
:
313 case PIPE_CAP_QUERY_MEMORY_INFO
:
314 case PIPE_CAP_ROBUST_BUFFER_ACCESS_BEHAVIOR
:
315 case PIPE_CAP_PCI_GROUP
:
316 case PIPE_CAP_PCI_BUS
:
317 case PIPE_CAP_PCI_DEVICE
:
318 case PIPE_CAP_PCI_FUNCTION
:
319 case PIPE_CAP_FRAMEBUFFER_NO_ATTACHMENT
:
320 case PIPE_CAP_PRIMITIVE_RESTART_FOR_PATCHES
:
321 case PIPE_CAP_TGSI_VOTE
:
322 case PIPE_CAP_MAX_WINDOW_RECTANGLES
:
323 case PIPE_CAP_POLYGON_OFFSET_UNITS_UNSCALED
:
324 case PIPE_CAP_VIEWPORT_SUBPIXEL_BITS
:
325 case PIPE_CAP_TGSI_ARRAY_COMPONENTS
:
326 case PIPE_CAP_TGSI_CAN_READ_OUTPUTS
:
327 case PIPE_CAP_STREAM_OUTPUT_PAUSE_RESUME
:
328 case PIPE_CAP_NATIVE_FENCE_FD
:
329 case PIPE_CAP_GLSL_OPTIMIZE_CONSERVATIVELY
:
330 case PIPE_CAP_TGSI_FS_FBFETCH
:
331 case PIPE_CAP_TGSI_MUL_ZERO_WINS
:
333 case PIPE_CAP_INT64_DIVMOD
:
334 case PIPE_CAP_TGSI_TEX_TXF_LZ
:
335 case PIPE_CAP_TGSI_CLOCK
:
336 case PIPE_CAP_POLYGON_MODE_FILL_RECTANGLE
:
337 case PIPE_CAP_SPARSE_BUFFER_PAGE_SIZE
:
338 case PIPE_CAP_TGSI_BALLOT
:
341 case PIPE_CAP_VENDOR_ID
:
343 case PIPE_CAP_DEVICE_ID
:
345 case PIPE_CAP_ACCELERATED
:
347 case PIPE_CAP_VIDEO_MEMORY
: {
348 /* XXX: Do we want to return the full amount of system memory ? */
349 uint64_t system_memory
;
351 if (!os_get_total_physical_memory(&system_memory
))
354 return (int)(system_memory
>> 20);
358 /* should only get here on unhandled cases */
359 debug_printf("Unexpected PIPE_CAP %d query\n", param
);
364 swr_get_shader_param(struct pipe_screen
*screen
,
365 enum pipe_shader_type shader
,
366 enum pipe_shader_cap param
)
368 if (shader
== PIPE_SHADER_VERTEX
||
369 shader
== PIPE_SHADER_FRAGMENT
||
370 shader
== PIPE_SHADER_GEOMETRY
)
371 return gallivm_get_shader_param(param
);
373 // Todo: tesselation, compute
379 swr_get_paramf(struct pipe_screen
*screen
, enum pipe_capf param
)
382 case PIPE_CAPF_MAX_LINE_WIDTH
:
383 case PIPE_CAPF_MAX_LINE_WIDTH_AA
:
384 case PIPE_CAPF_MAX_POINT_WIDTH
:
385 return 255.0; /* arbitrary */
386 case PIPE_CAPF_MAX_POINT_WIDTH_AA
:
388 case PIPE_CAPF_MAX_TEXTURE_ANISOTROPY
:
390 case PIPE_CAPF_MAX_TEXTURE_LOD_BIAS
:
391 return 16.0; /* arbitrary */
392 case PIPE_CAPF_GUARD_BAND_LEFT
:
393 case PIPE_CAPF_GUARD_BAND_TOP
:
394 case PIPE_CAPF_GUARD_BAND_RIGHT
:
395 case PIPE_CAPF_GUARD_BAND_BOTTOM
:
398 /* should only get here on unhandled cases */
399 debug_printf("Unexpected PIPE_CAPF %d query\n", param
);
404 mesa_to_swr_format(enum pipe_format format
)
406 static const std::map
<pipe_format
,SWR_FORMAT
> mesa2swr
= {
407 /* depth / stencil */
408 {PIPE_FORMAT_Z16_UNORM
, R16_UNORM
}, // z
409 {PIPE_FORMAT_Z32_FLOAT
, R32_FLOAT
}, // z
410 {PIPE_FORMAT_Z24_UNORM_S8_UINT
, R24_UNORM_X8_TYPELESS
}, // z
411 {PIPE_FORMAT_Z24X8_UNORM
, R24_UNORM_X8_TYPELESS
}, // z
412 {PIPE_FORMAT_Z32_FLOAT_S8X24_UINT
, R32_FLOAT_X8X24_TYPELESS
}, // z
415 {PIPE_FORMAT_A8_UNORM
, A8_UNORM
},
416 {PIPE_FORMAT_A16_UNORM
, A16_UNORM
},
417 {PIPE_FORMAT_A16_FLOAT
, A16_FLOAT
},
418 {PIPE_FORMAT_A32_FLOAT
, A32_FLOAT
},
421 {PIPE_FORMAT_B5G6R5_UNORM
, B5G6R5_UNORM
},
422 {PIPE_FORMAT_B5G6R5_SRGB
, B5G6R5_UNORM_SRGB
},
423 {PIPE_FORMAT_B5G5R5A1_UNORM
, B5G5R5A1_UNORM
},
424 {PIPE_FORMAT_B5G5R5X1_UNORM
, B5G5R5X1_UNORM
},
425 {PIPE_FORMAT_B4G4R4A4_UNORM
, B4G4R4A4_UNORM
},
426 {PIPE_FORMAT_B8G8R8A8_UNORM
, B8G8R8A8_UNORM
},
427 {PIPE_FORMAT_B8G8R8A8_SRGB
, B8G8R8A8_UNORM_SRGB
},
428 {PIPE_FORMAT_B8G8R8X8_UNORM
, B8G8R8X8_UNORM
},
429 {PIPE_FORMAT_B8G8R8X8_SRGB
, B8G8R8X8_UNORM_SRGB
},
432 {PIPE_FORMAT_R10G10B10A2_UNORM
, R10G10B10A2_UNORM
},
433 {PIPE_FORMAT_R10G10B10A2_SNORM
, R10G10B10A2_SNORM
},
434 {PIPE_FORMAT_R10G10B10A2_USCALED
, R10G10B10A2_USCALED
},
435 {PIPE_FORMAT_R10G10B10A2_SSCALED
, R10G10B10A2_SSCALED
},
436 {PIPE_FORMAT_R10G10B10A2_UINT
, R10G10B10A2_UINT
},
439 {PIPE_FORMAT_R10G10B10X2_USCALED
, R10G10B10X2_USCALED
},
442 {PIPE_FORMAT_B10G10R10A2_UNORM
, B10G10R10A2_UNORM
},
443 {PIPE_FORMAT_B10G10R10A2_SNORM
, B10G10R10A2_SNORM
},
444 {PIPE_FORMAT_B10G10R10A2_USCALED
, B10G10R10A2_USCALED
},
445 {PIPE_FORMAT_B10G10R10A2_SSCALED
, B10G10R10A2_SSCALED
},
446 {PIPE_FORMAT_B10G10R10A2_UINT
, B10G10R10A2_UINT
},
449 {PIPE_FORMAT_B10G10R10X2_UNORM
, B10G10R10X2_UNORM
},
452 {PIPE_FORMAT_R11G11B10_FLOAT
, R11G11B10_FLOAT
},
454 /* 32 bits per component */
455 {PIPE_FORMAT_R32_FLOAT
, R32_FLOAT
},
456 {PIPE_FORMAT_R32G32_FLOAT
, R32G32_FLOAT
},
457 {PIPE_FORMAT_R32G32B32_FLOAT
, R32G32B32_FLOAT
},
458 {PIPE_FORMAT_R32G32B32A32_FLOAT
, R32G32B32A32_FLOAT
},
459 {PIPE_FORMAT_R32G32B32X32_FLOAT
, R32G32B32X32_FLOAT
},
461 {PIPE_FORMAT_R32_USCALED
, R32_USCALED
},
462 {PIPE_FORMAT_R32G32_USCALED
, R32G32_USCALED
},
463 {PIPE_FORMAT_R32G32B32_USCALED
, R32G32B32_USCALED
},
464 {PIPE_FORMAT_R32G32B32A32_USCALED
, R32G32B32A32_USCALED
},
466 {PIPE_FORMAT_R32_SSCALED
, R32_SSCALED
},
467 {PIPE_FORMAT_R32G32_SSCALED
, R32G32_SSCALED
},
468 {PIPE_FORMAT_R32G32B32_SSCALED
, R32G32B32_SSCALED
},
469 {PIPE_FORMAT_R32G32B32A32_SSCALED
, R32G32B32A32_SSCALED
},
471 {PIPE_FORMAT_R32_UINT
, R32_UINT
},
472 {PIPE_FORMAT_R32G32_UINT
, R32G32_UINT
},
473 {PIPE_FORMAT_R32G32B32_UINT
, R32G32B32_UINT
},
474 {PIPE_FORMAT_R32G32B32A32_UINT
, R32G32B32A32_UINT
},
476 {PIPE_FORMAT_R32_SINT
, R32_SINT
},
477 {PIPE_FORMAT_R32G32_SINT
, R32G32_SINT
},
478 {PIPE_FORMAT_R32G32B32_SINT
, R32G32B32_SINT
},
479 {PIPE_FORMAT_R32G32B32A32_SINT
, R32G32B32A32_SINT
},
481 /* 16 bits per component */
482 {PIPE_FORMAT_R16_UNORM
, R16_UNORM
},
483 {PIPE_FORMAT_R16G16_UNORM
, R16G16_UNORM
},
484 {PIPE_FORMAT_R16G16B16_UNORM
, R16G16B16_UNORM
},
485 {PIPE_FORMAT_R16G16B16A16_UNORM
, R16G16B16A16_UNORM
},
486 {PIPE_FORMAT_R16G16B16X16_UNORM
, R16G16B16X16_UNORM
},
488 {PIPE_FORMAT_R16_USCALED
, R16_USCALED
},
489 {PIPE_FORMAT_R16G16_USCALED
, R16G16_USCALED
},
490 {PIPE_FORMAT_R16G16B16_USCALED
, R16G16B16_USCALED
},
491 {PIPE_FORMAT_R16G16B16A16_USCALED
, R16G16B16A16_USCALED
},
493 {PIPE_FORMAT_R16_SNORM
, R16_SNORM
},
494 {PIPE_FORMAT_R16G16_SNORM
, R16G16_SNORM
},
495 {PIPE_FORMAT_R16G16B16_SNORM
, R16G16B16_SNORM
},
496 {PIPE_FORMAT_R16G16B16A16_SNORM
, R16G16B16A16_SNORM
},
498 {PIPE_FORMAT_R16_SSCALED
, R16_SSCALED
},
499 {PIPE_FORMAT_R16G16_SSCALED
, R16G16_SSCALED
},
500 {PIPE_FORMAT_R16G16B16_SSCALED
, R16G16B16_SSCALED
},
501 {PIPE_FORMAT_R16G16B16A16_SSCALED
, R16G16B16A16_SSCALED
},
503 {PIPE_FORMAT_R16_UINT
, R16_UINT
},
504 {PIPE_FORMAT_R16G16_UINT
, R16G16_UINT
},
505 {PIPE_FORMAT_R16G16B16_UINT
, R16G16B16_UINT
},
506 {PIPE_FORMAT_R16G16B16A16_UINT
, R16G16B16A16_UINT
},
508 {PIPE_FORMAT_R16_SINT
, R16_SINT
},
509 {PIPE_FORMAT_R16G16_SINT
, R16G16_SINT
},
510 {PIPE_FORMAT_R16G16B16_SINT
, R16G16B16_SINT
},
511 {PIPE_FORMAT_R16G16B16A16_SINT
, R16G16B16A16_SINT
},
513 {PIPE_FORMAT_R16_FLOAT
, R16_FLOAT
},
514 {PIPE_FORMAT_R16G16_FLOAT
, R16G16_FLOAT
},
515 {PIPE_FORMAT_R16G16B16_FLOAT
, R16G16B16_FLOAT
},
516 {PIPE_FORMAT_R16G16B16A16_FLOAT
, R16G16B16A16_FLOAT
},
517 {PIPE_FORMAT_R16G16B16X16_FLOAT
, R16G16B16X16_FLOAT
},
519 /* 8 bits per component */
520 {PIPE_FORMAT_R8_UNORM
, R8_UNORM
},
521 {PIPE_FORMAT_R8G8_UNORM
, R8G8_UNORM
},
522 {PIPE_FORMAT_R8G8B8_UNORM
, R8G8B8_UNORM
},
523 {PIPE_FORMAT_R8G8B8_SRGB
, R8G8B8_UNORM_SRGB
},
524 {PIPE_FORMAT_R8G8B8A8_UNORM
, R8G8B8A8_UNORM
},
525 {PIPE_FORMAT_R8G8B8A8_SRGB
, R8G8B8A8_UNORM_SRGB
},
526 {PIPE_FORMAT_R8G8B8X8_UNORM
, R8G8B8X8_UNORM
},
527 {PIPE_FORMAT_R8G8B8X8_SRGB
, R8G8B8X8_UNORM_SRGB
},
529 {PIPE_FORMAT_R8_USCALED
, R8_USCALED
},
530 {PIPE_FORMAT_R8G8_USCALED
, R8G8_USCALED
},
531 {PIPE_FORMAT_R8G8B8_USCALED
, R8G8B8_USCALED
},
532 {PIPE_FORMAT_R8G8B8A8_USCALED
, R8G8B8A8_USCALED
},
534 {PIPE_FORMAT_R8_SNORM
, R8_SNORM
},
535 {PIPE_FORMAT_R8G8_SNORM
, R8G8_SNORM
},
536 {PIPE_FORMAT_R8G8B8_SNORM
, R8G8B8_SNORM
},
537 {PIPE_FORMAT_R8G8B8A8_SNORM
, R8G8B8A8_SNORM
},
539 {PIPE_FORMAT_R8_SSCALED
, R8_SSCALED
},
540 {PIPE_FORMAT_R8G8_SSCALED
, R8G8_SSCALED
},
541 {PIPE_FORMAT_R8G8B8_SSCALED
, R8G8B8_SSCALED
},
542 {PIPE_FORMAT_R8G8B8A8_SSCALED
, R8G8B8A8_SSCALED
},
544 {PIPE_FORMAT_R8_UINT
, R8_UINT
},
545 {PIPE_FORMAT_R8G8_UINT
, R8G8_UINT
},
546 {PIPE_FORMAT_R8G8B8_UINT
, R8G8B8_UINT
},
547 {PIPE_FORMAT_R8G8B8A8_UINT
, R8G8B8A8_UINT
},
549 {PIPE_FORMAT_R8_SINT
, R8_SINT
},
550 {PIPE_FORMAT_R8G8_SINT
, R8G8_SINT
},
551 {PIPE_FORMAT_R8G8B8_SINT
, R8G8B8_SINT
},
552 {PIPE_FORMAT_R8G8B8A8_SINT
, R8G8B8A8_SINT
},
554 /* These formats are valid for vertex data, but should not be used
555 * for render targets.
558 {PIPE_FORMAT_R32_FIXED
, R32_SFIXED
},
559 {PIPE_FORMAT_R32G32_FIXED
, R32G32_SFIXED
},
560 {PIPE_FORMAT_R32G32B32_FIXED
, R32G32B32_SFIXED
},
561 {PIPE_FORMAT_R32G32B32A32_FIXED
, R32G32B32A32_SFIXED
},
563 {PIPE_FORMAT_R64_FLOAT
, R64_FLOAT
},
564 {PIPE_FORMAT_R64G64_FLOAT
, R64G64_FLOAT
},
565 {PIPE_FORMAT_R64G64B64_FLOAT
, R64G64B64_FLOAT
},
566 {PIPE_FORMAT_R64G64B64A64_FLOAT
, R64G64B64A64_FLOAT
},
568 /* These formats have entries in SWR but don't have Load/StoreTile
569 * implementations. That means these aren't renderable, and thus having
570 * a mapping entry here is detrimental.
574 {PIPE_FORMAT_L8_UNORM, L8_UNORM},
575 {PIPE_FORMAT_I8_UNORM, I8_UNORM},
576 {PIPE_FORMAT_L8A8_UNORM, L8A8_UNORM},
577 {PIPE_FORMAT_L16_UNORM, L16_UNORM},
578 {PIPE_FORMAT_UYVY, YCRCB_SWAPUVY},
580 {PIPE_FORMAT_L8_SRGB, L8_UNORM_SRGB},
581 {PIPE_FORMAT_L8A8_SRGB, L8A8_UNORM_SRGB},
583 {PIPE_FORMAT_DXT1_RGBA, BC1_UNORM},
584 {PIPE_FORMAT_DXT3_RGBA, BC2_UNORM},
585 {PIPE_FORMAT_DXT5_RGBA, BC3_UNORM},
587 {PIPE_FORMAT_DXT1_SRGBA, BC1_UNORM_SRGB},
588 {PIPE_FORMAT_DXT3_SRGBA, BC2_UNORM_SRGB},
589 {PIPE_FORMAT_DXT5_SRGBA, BC3_UNORM_SRGB},
591 {PIPE_FORMAT_RGTC1_UNORM, BC4_UNORM},
592 {PIPE_FORMAT_RGTC1_SNORM, BC4_SNORM},
593 {PIPE_FORMAT_RGTC2_UNORM, BC5_UNORM},
594 {PIPE_FORMAT_RGTC2_SNORM, BC5_SNORM},
596 {PIPE_FORMAT_L16A16_UNORM, L16A16_UNORM},
597 {PIPE_FORMAT_I16_UNORM, I16_UNORM},
598 {PIPE_FORMAT_L16_FLOAT, L16_FLOAT},
599 {PIPE_FORMAT_L16A16_FLOAT, L16A16_FLOAT},
600 {PIPE_FORMAT_I16_FLOAT, I16_FLOAT},
601 {PIPE_FORMAT_L32_FLOAT, L32_FLOAT},
602 {PIPE_FORMAT_L32A32_FLOAT, L32A32_FLOAT},
603 {PIPE_FORMAT_I32_FLOAT, I32_FLOAT},
605 {PIPE_FORMAT_I8_UINT, I8_UINT},
606 {PIPE_FORMAT_L8_UINT, L8_UINT},
607 {PIPE_FORMAT_L8A8_UINT, L8A8_UINT},
609 {PIPE_FORMAT_I8_SINT, I8_SINT},
610 {PIPE_FORMAT_L8_SINT, L8_SINT},
611 {PIPE_FORMAT_L8A8_SINT, L8A8_SINT},
616 auto it
= mesa2swr
.find(format
);
617 if (it
== mesa2swr
.end())
618 return (SWR_FORMAT
)-1;
624 swr_displaytarget_layout(struct swr_screen
*screen
, struct swr_resource
*res
)
626 struct sw_winsys
*winsys
= screen
->winsys
;
627 struct sw_displaytarget
*dt
;
629 const unsigned width
= align(res
->swr
.width
, res
->swr
.halign
);
630 const unsigned height
= align(res
->swr
.height
, res
->swr
.valign
);
633 dt
= winsys
->displaytarget_create(winsys
,
643 void *map
= winsys
->displaytarget_map(winsys
, dt
, 0);
645 res
->display_target
= dt
;
646 res
->swr
.pBaseAddress
= (uint8_t*) map
;
648 /* Clear the display target surface */
650 memset(map
, 0, height
* stride
);
652 winsys
->displaytarget_unmap(winsys
, dt
);
658 swr_texture_layout(struct swr_screen
*screen
,
659 struct swr_resource
*res
,
662 struct pipe_resource
*pt
= &res
->base
;
664 pipe_format fmt
= pt
->format
;
665 const struct util_format_description
*desc
= util_format_description(fmt
);
667 res
->has_depth
= util_format_has_depth(desc
);
668 res
->has_stencil
= util_format_has_stencil(desc
);
670 if (res
->has_stencil
&& !res
->has_depth
)
671 fmt
= PIPE_FORMAT_R8_UINT
;
673 /* We always use the SWR layout. For 2D and 3D textures this looks like:
675 * |<------- pitch ------->|
676 * +=======================+-------
682 * +-----------+-----------+ |
684 * | Level 1 | L3L3 | |
686 * +===========+===========+-------
692 * +-----------+-----------+
696 * +===========+===========+
698 * The overall width in bytes is known as the pitch, while the overall
699 * height in rows is the qpitch. Array slices are laid out logically below
700 * one another, qpitch rows apart. For 3D surfaces, the "level" values are
701 * just invalid for the higher array numbers (since depth is also
702 * minified). 1D and 1D array surfaces are stored effectively the same way,
703 * except that pitch never plays into it. All the levels are logically
704 * adjacent to each other on the X axis. The qpitch becomes the number of
705 * elements between array slices, while the pitch is unused.
707 * Each level's sizes are subject to the valign and halign settings of the
708 * surface. For compressed formats that swr is unaware of, we will use an
709 * appropriately-sized uncompressed format, and scale the widths/heights.
711 * This surface is stored inside res->swr. For depth/stencil textures,
712 * res->secondary will have an identically-laid-out but R8_UINT-formatted
713 * stencil tree. In the Z32F_S8 case, the primary surface still has 64-bpp
714 * texels, to simplify map/unmap logic which copies the stencil values
718 res
->swr
.width
= pt
->width0
;
719 res
->swr
.height
= pt
->height0
;
720 res
->swr
.type
= swr_convert_target_type(pt
->target
);
721 res
->swr
.tileMode
= SWR_TILE_NONE
;
722 res
->swr
.format
= mesa_to_swr_format(fmt
);
723 res
->swr
.numSamples
= std::max(1u, pt
->nr_samples
);
725 if (pt
->bind
& (PIPE_BIND_RENDER_TARGET
| PIPE_BIND_DEPTH_STENCIL
)) {
726 res
->swr
.halign
= KNOB_MACROTILE_X_DIM
;
727 res
->swr
.valign
= KNOB_MACROTILE_Y_DIM
;
729 /* If SWR_MSAA_FORCE_ENABLE is set, turn on MSAA and override requested
730 * surface sample count. */
731 if (screen
->msaa_force_enable
) {
732 res
->swr
.numSamples
= screen
->msaa_max_count
;
733 fprintf(stderr
,"swr_texture_layout: forcing sample count: %d\n",
734 res
->swr
.numSamples
);
741 unsigned halign
= res
->swr
.halign
* util_format_get_blockwidth(fmt
);
742 unsigned width
= align(pt
->width0
, halign
);
743 if (pt
->target
== PIPE_TEXTURE_1D
|| pt
->target
== PIPE_TEXTURE_1D_ARRAY
) {
744 for (int level
= 1; level
<= pt
->last_level
; level
++)
745 width
+= align(u_minify(pt
->width0
, level
), halign
);
746 res
->swr
.pitch
= util_format_get_blocksize(fmt
);
747 res
->swr
.qpitch
= util_format_get_nblocksx(fmt
, width
);
749 // The pitch is the overall width of the texture in bytes. Most of the
750 // time this is the pitch of level 0 since all the other levels fit
751 // underneath it. However in some degenerate situations, the width of
752 // level1 + level2 may be larger. In that case, we use those
753 // widths. This can happen if, e.g. halign is 32, and the width of level
754 // 0 is 32 or less. In that case, the aligned levels 1 and 2 will also
755 // be 32 each, adding up to 64.
756 unsigned valign
= res
->swr
.valign
* util_format_get_blockheight(fmt
);
757 if (pt
->last_level
> 1) {
758 width
= std::max
<uint32_t>(
760 align(u_minify(pt
->width0
, 1), halign
) +
761 align(u_minify(pt
->width0
, 2), halign
));
763 res
->swr
.pitch
= util_format_get_stride(fmt
, width
);
765 // The qpitch is controlled by either the height of the second LOD, or
766 // the combination of all the later LODs.
767 unsigned height
= align(pt
->height0
, valign
);
768 if (pt
->last_level
== 1) {
769 height
+= align(u_minify(pt
->height0
, 1), valign
);
770 } else if (pt
->last_level
> 1) {
771 unsigned level1
= align(u_minify(pt
->height0
, 1), valign
);
773 for (int level
= 2; level
<= pt
->last_level
; level
++) {
774 level2
+= align(u_minify(pt
->height0
, level
), valign
);
776 height
+= std::max(level1
, level2
);
778 res
->swr
.qpitch
= util_format_get_nblocksy(fmt
, height
);
781 if (pt
->target
== PIPE_TEXTURE_3D
)
782 res
->swr
.depth
= pt
->depth0
;
784 res
->swr
.depth
= pt
->array_size
;
786 // Fix up swr format if necessary so that LOD offset computation works
787 if (res
->swr
.format
== (SWR_FORMAT
)-1) {
788 switch (util_format_get_blocksize(fmt
)) {
790 unreachable("Unexpected format block size");
791 case 1: res
->swr
.format
= R8_UINT
; break;
792 case 2: res
->swr
.format
= R16_UINT
; break;
793 case 4: res
->swr
.format
= R32_UINT
; break;
795 if (util_format_is_compressed(fmt
))
796 res
->swr
.format
= BC4_UNORM
;
798 res
->swr
.format
= R32G32_UINT
;
801 if (util_format_is_compressed(fmt
))
802 res
->swr
.format
= BC5_UNORM
;
804 res
->swr
.format
= R32G32B32A32_UINT
;
809 for (int level
= 0; level
<= pt
->last_level
; level
++) {
810 res
->mip_offsets
[level
] =
811 ComputeSurfaceOffset
<false>(0, 0, 0, 0, 0, level
, &res
->swr
);
814 size_t total_size
= res
->swr
.depth
* res
->swr
.qpitch
* res
->swr
.pitch
*
816 if (total_size
> SWR_MAX_TEXTURE_SIZE
)
820 res
->swr
.pBaseAddress
= (uint8_t *)AlignedMalloc(total_size
, 64);
822 if (res
->has_depth
&& res
->has_stencil
) {
823 res
->secondary
= res
->swr
;
824 res
->secondary
.format
= R8_UINT
;
825 res
->secondary
.pitch
= res
->swr
.pitch
/ util_format_get_blocksize(fmt
);
827 for (int level
= 0; level
<= pt
->last_level
; level
++) {
828 res
->secondary_mip_offsets
[level
] =
829 ComputeSurfaceOffset
<false>(0, 0, 0, 0, 0, level
, &res
->secondary
);
832 total_size
= res
->secondary
.depth
* res
->secondary
.qpitch
*
833 res
->secondary
.pitch
* res
->secondary
.numSamples
;
835 res
->secondary
.pBaseAddress
= (uint8_t *) AlignedMalloc(total_size
,
844 swr_can_create_resource(struct pipe_screen
*screen
,
845 const struct pipe_resource
*templat
)
847 struct swr_resource res
;
848 memset(&res
, 0, sizeof(res
));
850 return swr_texture_layout(swr_screen(screen
), &res
, false);
853 /* Helper function that conditionally creates a single-sample resolve resource
854 * and attaches it to main multisample resource. */
856 swr_create_resolve_resource(struct pipe_screen
*_screen
,
857 struct swr_resource
*msaa_res
)
859 struct swr_screen
*screen
= swr_screen(_screen
);
861 /* If resource is multisample, create a single-sample resolve resource */
862 if (msaa_res
->base
.nr_samples
> 1 || (screen
->msaa_force_enable
&&
863 !(msaa_res
->base
.flags
& SWR_RESOURCE_FLAG_ALT_SURFACE
))) {
865 /* Create a single-sample copy of the resource. Copy the original
866 * resource parameters and set flag to prevent recursion when re-calling
868 struct pipe_resource alt_template
= msaa_res
->base
;
869 alt_template
.nr_samples
= 0;
870 alt_template
.flags
|= SWR_RESOURCE_FLAG_ALT_SURFACE
;
872 /* Note: Display_target is a special single-sample resource, only the
873 * display_target has been created already. */
874 if (msaa_res
->base
.bind
& (PIPE_BIND_DISPLAY_TARGET
| PIPE_BIND_SCANOUT
875 | PIPE_BIND_SHARED
)) {
876 /* Allocate the multisample buffers. */
877 if (!swr_texture_layout(screen
, msaa_res
, true))
880 /* Alt resource will only be bound as PIPE_BIND_RENDER_TARGET
881 * remove the DISPLAY_TARGET, SCANOUT, and SHARED bindings */
882 alt_template
.bind
= PIPE_BIND_RENDER_TARGET
;
885 /* Allocate single-sample resolve surface */
886 struct pipe_resource
*alt
;
887 alt
= _screen
->resource_create(_screen
, &alt_template
);
891 /* Attach it to the multisample resource */
892 msaa_res
->resolve_target
= alt
;
895 return true; /* success */
898 static struct pipe_resource
*
899 swr_resource_create(struct pipe_screen
*_screen
,
900 const struct pipe_resource
*templat
)
902 struct swr_screen
*screen
= swr_screen(_screen
);
903 struct swr_resource
*res
= CALLOC_STRUCT(swr_resource
);
907 res
->base
= *templat
;
908 pipe_reference_init(&res
->base
.reference
, 1);
909 res
->base
.screen
= &screen
->base
;
911 if (swr_resource_is_texture(&res
->base
)) {
912 if (res
->base
.bind
& (PIPE_BIND_DISPLAY_TARGET
| PIPE_BIND_SCANOUT
913 | PIPE_BIND_SHARED
)) {
914 /* displayable surface
915 * first call swr_texture_layout without allocating to finish
916 * filling out the SWR_SURFACE_STATE in res */
917 swr_texture_layout(screen
, res
, false);
918 if (!swr_displaytarget_layout(screen
, res
))
922 if (!swr_texture_layout(screen
, res
, true))
926 /* If resource was multisample, create resolve resource and attach
927 * it to multisample resource. */
928 if (!swr_create_resolve_resource(_screen
, res
))
932 /* other data (vertex buffer, const buffer, etc) */
933 assert(util_format_get_blocksize(templat
->format
) == 1);
934 assert(templat
->height0
== 1);
935 assert(templat
->depth0
== 1);
936 assert(templat
->last_level
== 0);
938 /* Easiest to just call swr_texture_layout, as it sets up
939 * SWR_SURFACE_STATE in res */
940 if (!swr_texture_layout(screen
, res
, true))
952 swr_resource_destroy(struct pipe_screen
*p_screen
, struct pipe_resource
*pt
)
954 struct swr_screen
*screen
= swr_screen(p_screen
);
955 struct swr_resource
*spr
= swr_resource(pt
);
957 if (spr
->display_target
) {
958 /* If resource is display target, winsys manages the buffer and will
959 * free it on displaytarget_destroy. */
960 swr_fence_finish(p_screen
, NULL
, screen
->flush_fence
, 0);
962 struct sw_winsys
*winsys
= screen
->winsys
;
963 winsys
->displaytarget_destroy(winsys
, spr
->display_target
);
965 if (spr
->swr
.numSamples
> 1) {
966 /* Free an attached resolve resource */
967 struct swr_resource
*alt
= swr_resource(spr
->resolve_target
);
968 swr_fence_work_free(screen
->flush_fence
, alt
->swr
.pBaseAddress
, true);
970 /* Free multisample buffer */
971 swr_fence_work_free(screen
->flush_fence
, spr
->swr
.pBaseAddress
, true);
974 /* For regular resources, defer deletion */
975 swr_resource_unused(pt
);
977 if (spr
->swr
.numSamples
> 1) {
978 /* Free an attached resolve resource */
979 struct swr_resource
*alt
= swr_resource(spr
->resolve_target
);
980 swr_fence_work_free(screen
->flush_fence
, alt
->swr
.pBaseAddress
, true);
983 swr_fence_work_free(screen
->flush_fence
, spr
->swr
.pBaseAddress
, true);
984 swr_fence_work_free(screen
->flush_fence
,
985 spr
->secondary
.pBaseAddress
, true);
993 swr_flush_frontbuffer(struct pipe_screen
*p_screen
,
994 struct pipe_resource
*resource
,
997 void *context_private
,
998 struct pipe_box
*sub_box
)
1000 struct swr_screen
*screen
= swr_screen(p_screen
);
1001 struct sw_winsys
*winsys
= screen
->winsys
;
1002 struct swr_resource
*spr
= swr_resource(resource
);
1003 struct pipe_context
*pipe
= screen
->pipe
;
1006 swr_fence_finish(p_screen
, NULL
, screen
->flush_fence
, 0);
1007 swr_resource_unused(resource
);
1008 SwrEndFrame(swr_context(pipe
)->swrContext
);
1011 /* Multisample surfaces need to be resolved before present */
1012 if (pipe
&& spr
->swr
.numSamples
> 1) {
1013 struct pipe_resource
*resolve_target
= spr
->resolve_target
;
1015 /* Do an inline surface resolve into the resolve target resource
1016 * XXX: This works, just not optimal. Work on using a pipelined blit. */
1017 swr_do_msaa_resolve(resource
, resolve_target
);
1019 /* Once resolved, copy into display target */
1020 SWR_SURFACE_STATE
*resolve
= &swr_resource(resolve_target
)->swr
;
1022 void *map
= winsys
->displaytarget_map(winsys
, spr
->display_target
,
1023 PIPE_TRANSFER_WRITE
);
1024 memcpy(map
, resolve
->pBaseAddress
, resolve
->pitch
* resolve
->height
);
1025 winsys
->displaytarget_unmap(winsys
, spr
->display_target
);
1028 debug_assert(spr
->display_target
);
1029 if (spr
->display_target
)
1030 winsys
->displaytarget_display(
1031 winsys
, spr
->display_target
, context_private
, sub_box
);
1036 swr_destroy_screen(struct pipe_screen
*p_screen
)
1038 struct swr_screen
*screen
= swr_screen(p_screen
);
1039 struct sw_winsys
*winsys
= screen
->winsys
;
1041 fprintf(stderr
, "SWR destroy screen!\n");
1043 swr_fence_finish(p_screen
, NULL
, screen
->flush_fence
, 0);
1044 swr_fence_reference(p_screen
, &screen
->flush_fence
, NULL
);
1046 JitDestroyContext(screen
->hJitMgr
);
1048 if (winsys
->destroy
)
1049 winsys
->destroy(winsys
);
1055 struct pipe_screen
*
1056 swr_create_screen_internal(struct sw_winsys
*winsys
)
1058 struct swr_screen
*screen
= CALLOC_STRUCT(swr_screen
);
1063 if (!getenv("KNOB_MAX_PRIMS_PER_DRAW")) {
1064 g_GlobalKnobs
.MAX_PRIMS_PER_DRAW
.Value(49152);
1067 if (!lp_build_init()) {
1072 screen
->winsys
= winsys
;
1073 screen
->base
.get_name
= swr_get_name
;
1074 screen
->base
.get_vendor
= swr_get_vendor
;
1075 screen
->base
.is_format_supported
= swr_is_format_supported
;
1076 screen
->base
.context_create
= swr_create_context
;
1077 screen
->base
.can_create_resource
= swr_can_create_resource
;
1079 screen
->base
.destroy
= swr_destroy_screen
;
1080 screen
->base
.get_param
= swr_get_param
;
1081 screen
->base
.get_shader_param
= swr_get_shader_param
;
1082 screen
->base
.get_paramf
= swr_get_paramf
;
1084 screen
->base
.resource_create
= swr_resource_create
;
1085 screen
->base
.resource_destroy
= swr_resource_destroy
;
1087 screen
->base
.flush_frontbuffer
= swr_flush_frontbuffer
;
1089 screen
->hJitMgr
= JitCreateContext(KNOB_SIMD_WIDTH
, KNOB_ARCH_STR
, "swr");
1091 swr_fence_init(&screen
->base
);
1093 util_format_s3tc_init();
1095 /* XXX msaa under development, disable by default for now */
1096 screen
->msaa_max_count
= 0; /* was SWR_MAX_NUM_MULTISAMPLES; */
1098 /* validate env override values, within range and power of 2 */
1099 int msaa_max_count
= debug_get_num_option("SWR_MSAA_MAX_COUNT", 0);
1100 if (msaa_max_count
) {
1101 if ((msaa_max_count
< 0) || (msaa_max_count
> SWR_MAX_NUM_MULTISAMPLES
)
1102 || !util_is_power_of_two(msaa_max_count
)) {
1103 fprintf(stderr
, "SWR_MSAA_MAX_COUNT invalid: %d\n", msaa_max_count
);
1104 fprintf(stderr
, "must be power of 2 between 1 and %d" \
1105 " (or 0 to disable msaa)\n",
1106 SWR_MAX_NUM_MULTISAMPLES
);
1110 fprintf(stderr
, "SWR_MSAA_MAX_COUNT: %d\n", msaa_max_count
);
1111 if (!msaa_max_count
)
1112 fprintf(stderr
, "(msaa disabled)\n");
1114 screen
->msaa_max_count
= msaa_max_count
;
1117 screen
->msaa_force_enable
= debug_get_bool_option(
1118 "SWR_MSAA_FORCE_ENABLE", false);
1119 if (screen
->msaa_force_enable
)
1120 fprintf(stderr
, "SWR_MSAA_FORCE_ENABLE: true\n");
1122 return &screen
->base
;