src/gallium/drivers/swr/swr_screen.cpp

   1 /****************************************************************************
   2  * Copyright (C) 2015 Intel Corporation.   All Rights Reserved.
   3  *
   4  * Permission is hereby granted, free of charge, to any person obtaining a
   5  * copy of this software and associated documentation files (the "Software"),
   6  * to deal in the Software without restriction, including without limitation
   7  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
   8  * and/or sell copies of the Software, and to permit persons to whom the
   9  * Software is furnished to do so, subject to the following conditions:
  10  *
  11  * The above copyright notice and this permission notice (including the next
  12  * paragraph) shall be included in all copies or substantial portions of the
  13  * Software.
  14  *
  15  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
  18  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  20  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
  21  * IN THE SOFTWARE.
  22  ***************************************************************************/
  23
  24 #include "swr_context.h"
  25 #include "swr_public.h"
  26 #include "swr_screen.h"
  27 #include "swr_resource.h"
  28 #include "swr_fence.h"
  29 #include "gen_knobs.h"
  30
  31 #include "pipe/p_screen.h"
  32 #include "pipe/p_defines.h"
  33 #include "util/u_memory.h"
  34 #include "util/u_format.h"
  35 #include "util/u_inlines.h"
  36 #include "util/u_cpu_detect.h"
  37 #include "util/u_format_s3tc.h"
  38
  39 #include "state_tracker/sw_winsys.h"
  40
  41 extern "C" {
  42 #include "gallivm/lp_bld_limits.h"
  43 }
  44
  45 #include "jit_api.h"
  46
  47 #include "memory/TilingFunctions.h"
  48
  49 #include <stdio.h>
  50 #include <map>
  51
  52 /* MSVC case instensitive compare */
  53 #if defined(PIPE_CC_MSVC)
  54    #define strcasecmp lstrcmpiA
  55 #endif
  56
  57 /*
  58  * Max texture sizes
  59  * XXX Check max texture size values against core and sampler.
  60  */
  61 #define SWR_MAX_TEXTURE_SIZE (4 * 1024 * 1024 * 1024ULL) /* 4GB */
  62 #define SWR_MAX_TEXTURE_2D_LEVELS 14  /* 8K x 8K for now */
  63 #define SWR_MAX_TEXTURE_3D_LEVELS 12  /* 2K x 2K x 2K for now */
  64 #define SWR_MAX_TEXTURE_CUBE_LEVELS 14  /* 8K x 8K for now */
  65 #define SWR_MAX_TEXTURE_ARRAY_LAYERS 512 /* 8K x 512 / 8K x 8K x 512 */
  66
  67 static const char *
  68 swr_get_name(struct pipe_screen *screen)
  69 {
  70    return "SWR";
  71 }
  72
  73 static const char *
  74 swr_get_vendor(struct pipe_screen *screen)
  75 {
  76    return "Intel Corporation";
  77 }
  78
  79 static boolean
  80 swr_is_format_supported(struct pipe_screen *screen,
  81                         enum pipe_format format,
  82                         enum pipe_texture_target target,
  83                         unsigned sample_count,
  84                         unsigned bind)
  85 {
  86    struct sw_winsys *winsys = swr_screen(screen)->winsys;
  87    const struct util_format_description *format_desc;
  88
  89    assert(target == PIPE_BUFFER || target == PIPE_TEXTURE_1D
  90           || target == PIPE_TEXTURE_1D_ARRAY
  91           || target == PIPE_TEXTURE_2D
  92           || target == PIPE_TEXTURE_2D_ARRAY
  93           || target == PIPE_TEXTURE_RECT
  94           || target == PIPE_TEXTURE_3D
  95           || target == PIPE_TEXTURE_CUBE
  96           || target == PIPE_TEXTURE_CUBE_ARRAY);
  97
  98    format_desc = util_format_description(format);
  99    if (!format_desc)
 100       return FALSE;
 101
 102    if (sample_count > 1)
 103       return FALSE;
 104
 105    if (bind
 106        & (PIPE_BIND_DISPLAY_TARGET | PIPE_BIND_SCANOUT | PIPE_BIND_SHARED)) {
 107       if (!winsys->is_displaytarget_format_supported(winsys, bind, format))
 108          return FALSE;
 109    }
 110
 111    if (bind & PIPE_BIND_RENDER_TARGET) {
 112       if (format_desc->colorspace == UTIL_FORMAT_COLORSPACE_ZS)
 113          return FALSE;
 114
 115       if (mesa_to_swr_format(format) == (SWR_FORMAT)-1)
 116          return FALSE;
 117
 118       /*
 119        * Although possible, it is unnatural to render into compressed or YUV
 120        * surfaces. So disable these here to avoid going into weird paths
 121        * inside the state trackers.
 122        */
 123       if (format_desc->block.width != 1 || format_desc->block.height != 1)
 124          return FALSE;
 125    }
 126
 127    if (bind & PIPE_BIND_DEPTH_STENCIL) {
 128       if (format_desc->colorspace != UTIL_FORMAT_COLORSPACE_ZS)
 129          return FALSE;
 130
 131       if (mesa_to_swr_format(format) == (SWR_FORMAT)-1)
 132          return FALSE;
 133    }
 134
 135    if (format_desc->layout == UTIL_FORMAT_LAYOUT_BPTC ||
 136        format_desc->layout == UTIL_FORMAT_LAYOUT_ASTC) {
 137       return FALSE;
 138    }
 139
 140    if (format_desc->layout == UTIL_FORMAT_LAYOUT_ETC &&
 141        format != PIPE_FORMAT_ETC1_RGB8) {
 142       return FALSE;
 143    }
 144
 145    if (format_desc->layout == UTIL_FORMAT_LAYOUT_S3TC) {
 146       return util_format_s3tc_enabled;
 147    }
 148
 149    return TRUE;
 150 }
 151
 152 static int
 153 swr_get_param(struct pipe_screen *screen, enum pipe_cap param)
 154 {
 155    switch (param) {
 156       /* limits */
 157    case PIPE_CAP_MAX_RENDER_TARGETS:
 158       return PIPE_MAX_COLOR_BUFS;
 159    case PIPE_CAP_MAX_TEXTURE_2D_LEVELS:
 160       return SWR_MAX_TEXTURE_2D_LEVELS;
 161    case PIPE_CAP_MAX_TEXTURE_3D_LEVELS:
 162       return SWR_MAX_TEXTURE_3D_LEVELS;
 163    case PIPE_CAP_MAX_TEXTURE_CUBE_LEVELS:
 164       return SWR_MAX_TEXTURE_CUBE_LEVELS;
 165    case PIPE_CAP_MAX_STREAM_OUTPUT_BUFFERS:
 166       return MAX_SO_STREAMS;
 167    case PIPE_CAP_MAX_STREAM_OUTPUT_SEPARATE_COMPONENTS:
 168    case PIPE_CAP_MAX_STREAM_OUTPUT_INTERLEAVED_COMPONENTS:
 169       return MAX_ATTRIBUTES;
 170    case PIPE_CAP_MAX_GEOMETRY_OUTPUT_VERTICES:
 171    case PIPE_CAP_MAX_GEOMETRY_TOTAL_OUTPUT_COMPONENTS:
 172       return 1024;
 173    case PIPE_CAP_MAX_VERTEX_STREAMS:
 174       return 1;
 175    case PIPE_CAP_MAX_VERTEX_ATTRIB_STRIDE:
 176       return 2048;
 177    case PIPE_CAP_MAX_TEXTURE_ARRAY_LAYERS:
 178       return SWR_MAX_TEXTURE_ARRAY_LAYERS;
 179    case PIPE_CAP_MIN_TEXEL_OFFSET:
 180       return -8;
 181    case PIPE_CAP_MAX_TEXEL_OFFSET:
 182       return 7;
 183    case PIPE_CAP_GLSL_FEATURE_LEVEL:
 184       return 330;
 185    case PIPE_CAP_CONSTANT_BUFFER_OFFSET_ALIGNMENT:
 186       return 16;
 187    case PIPE_CAP_MIN_MAP_BUFFER_ALIGNMENT:
 188       return 64;
 189    case PIPE_CAP_MAX_TEXTURE_BUFFER_SIZE:
 190       return 65536;
 191    case PIPE_CAP_TEXTURE_BUFFER_OFFSET_ALIGNMENT:
 192       return 0;
 193    case PIPE_CAP_MAX_VIEWPORTS:
 194       return 1;
 195    case PIPE_CAP_ENDIANNESS:
 196       return PIPE_ENDIAN_NATIVE;
 197    case PIPE_CAP_MIN_TEXTURE_GATHER_OFFSET:
 198    case PIPE_CAP_MAX_TEXTURE_GATHER_OFFSET:
 199       return 0;
 200
 201       /* supported features */
 202    case PIPE_CAP_NPOT_TEXTURES:
 203    case PIPE_CAP_MIXED_FRAMEBUFFER_SIZES:
 204    case PIPE_CAP_MIXED_COLOR_DEPTH_BITS:
 205    case PIPE_CAP_TWO_SIDED_STENCIL:
 206    case PIPE_CAP_SM3:
 207    case PIPE_CAP_POINT_SPRITE:
 208    case PIPE_CAP_MAX_DUAL_SOURCE_RENDER_TARGETS:
 209    case PIPE_CAP_OCCLUSION_QUERY:
 210    case PIPE_CAP_QUERY_TIME_ELAPSED:
 211    case PIPE_CAP_QUERY_PIPELINE_STATISTICS:
 212    case PIPE_CAP_TEXTURE_MIRROR_CLAMP:
 213    case PIPE_CAP_TEXTURE_SHADOW_MAP:
 214    case PIPE_CAP_TEXTURE_SWIZZLE:
 215    case PIPE_CAP_BLEND_EQUATION_SEPARATE:
 216    case PIPE_CAP_INDEP_BLEND_ENABLE:
 217    case PIPE_CAP_INDEP_BLEND_FUNC:
 218    case PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT:
 219    case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER:
 220    case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER:
 221    case PIPE_CAP_DEPTH_CLIP_DISABLE:
 222    case PIPE_CAP_PRIMITIVE_RESTART:
 223    case PIPE_CAP_TGSI_INSTANCEID:
 224    case PIPE_CAP_VERTEX_ELEMENT_INSTANCE_DIVISOR:
 225    case PIPE_CAP_START_INSTANCE:
 226    case PIPE_CAP_SEAMLESS_CUBE_MAP:
 227    case PIPE_CAP_SEAMLESS_CUBE_MAP_PER_TEXTURE:
 228    case PIPE_CAP_CONDITIONAL_RENDER:
 229    case PIPE_CAP_VERTEX_COLOR_UNCLAMPED:
 230    case PIPE_CAP_MIXED_COLORBUFFER_FORMATS:
 231    case PIPE_CAP_QUADS_FOLLOW_PROVOKING_VERTEX_CONVENTION:
 232    case PIPE_CAP_USER_VERTEX_BUFFERS:
 233    case PIPE_CAP_USER_INDEX_BUFFERS:
 234    case PIPE_CAP_USER_CONSTANT_BUFFERS:
 235    case PIPE_CAP_STREAM_OUTPUT_PAUSE_RESUME:
 236    case PIPE_CAP_STREAM_OUTPUT_INTERLEAVE_BUFFERS:
 237    case PIPE_CAP_QUERY_TIMESTAMP:
 238    case PIPE_CAP_TEXTURE_BUFFER_OBJECTS:
 239    case PIPE_CAP_BUFFER_MAP_PERSISTENT_COHERENT:
 240    case PIPE_CAP_FAKE_SW_MSAA:
 241    case PIPE_CAP_DRAW_INDIRECT:
 242    case PIPE_CAP_UMA:
 243    case PIPE_CAP_CONDITIONAL_RENDER_INVERTED:
 244    case PIPE_CAP_CLIP_HALFZ:
 245    case PIPE_CAP_POLYGON_OFFSET_CLAMP:
 246    case PIPE_CAP_DEPTH_BOUNDS_TEST:
 247    case PIPE_CAP_TEXTURE_FLOAT_LINEAR:
 248    case PIPE_CAP_TEXTURE_HALF_FLOAT_LINEAR:
 249    case PIPE_CAP_CULL_DISTANCE:
 250    case PIPE_CAP_CUBE_MAP_ARRAY:
 251       return 1;
 252
 253       /* unsupported features */
 254    case PIPE_CAP_ANISOTROPIC_FILTER:
 255    case PIPE_CAP_TEXTURE_BORDER_COLOR_QUIRK:
 256    case PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT:
 257    case PIPE_CAP_SHADER_STENCIL_EXPORT:
 258    case PIPE_CAP_TEXTURE_BARRIER:
 259    case PIPE_CAP_FRAGMENT_COLOR_CLAMPED:
 260    case PIPE_CAP_VERTEX_COLOR_CLAMPED:
 261    case PIPE_CAP_COMPUTE:
 262    case PIPE_CAP_TGSI_VS_LAYER_VIEWPORT:
 263    case PIPE_CAP_TGSI_CAN_COMPACT_CONSTANTS:
 264    case PIPE_CAP_VERTEX_BUFFER_OFFSET_4BYTE_ALIGNED_ONLY:
 265    case PIPE_CAP_VERTEX_BUFFER_STRIDE_4BYTE_ALIGNED_ONLY:
 266    case PIPE_CAP_VERTEX_ELEMENT_SRC_OFFSET_4BYTE_ALIGNED_ONLY:
 267    case PIPE_CAP_TEXTURE_MULTISAMPLE:
 268    case PIPE_CAP_TGSI_TEXCOORD:
 269    case PIPE_CAP_PREFER_BLIT_BASED_TEXTURE_TRANSFER:
 270    case PIPE_CAP_MAX_TEXTURE_GATHER_COMPONENTS:
 271    case PIPE_CAP_TEXTURE_GATHER_SM5:
 272    case PIPE_CAP_TEXTURE_QUERY_LOD:
 273    case PIPE_CAP_SAMPLE_SHADING:
 274    case PIPE_CAP_TEXTURE_GATHER_OFFSETS:
 275    case PIPE_CAP_TGSI_VS_WINDOW_SPACE_POSITION:
 276    case PIPE_CAP_TGSI_FS_FINE_DERIVATIVE:
 277    case PIPE_CAP_SAMPLER_VIEW_TARGET:
 278    case PIPE_CAP_VERTEXID_NOBASE:
 279    case PIPE_CAP_MULTISAMPLE_Z_RESOLVE:
 280    case PIPE_CAP_RESOURCE_FROM_USER_MEMORY:
 281    case PIPE_CAP_DEVICE_RESET_STATUS_QUERY:
 282    case PIPE_CAP_MAX_SHADER_PATCH_VARYINGS:
 283    case PIPE_CAP_TGSI_TXQS:
 284    case PIPE_CAP_FORCE_PERSAMPLE_INTERP:
 285    case PIPE_CAP_SHAREABLE_SHADERS:
 286    case PIPE_CAP_COPY_BETWEEN_COMPRESSED_AND_PLAIN_FORMATS:
 287    case PIPE_CAP_CLEAR_TEXTURE:
 288    case PIPE_CAP_DRAW_PARAMETERS:
 289    case PIPE_CAP_TGSI_PACK_HALF_FLOAT:
 290    case PIPE_CAP_MULTI_DRAW_INDIRECT:
 291    case PIPE_CAP_MULTI_DRAW_INDIRECT_PARAMS:
 292    case PIPE_CAP_TGSI_FS_POSITION_IS_SYSVAL:
 293    case PIPE_CAP_TGSI_FS_FACE_IS_INTEGER_SYSVAL:
 294    case PIPE_CAP_SHADER_BUFFER_OFFSET_ALIGNMENT:
 295    case PIPE_CAP_INVALIDATE_BUFFER:
 296    case PIPE_CAP_GENERATE_MIPMAP:
 297    case PIPE_CAP_STRING_MARKER:
 298    case PIPE_CAP_BUFFER_SAMPLER_VIEW_RGBA_ONLY:
 299    case PIPE_CAP_SURFACE_REINTERPRET_BLOCKS:
 300    case PIPE_CAP_QUERY_BUFFER_OBJECT:
 301    case PIPE_CAP_QUERY_MEMORY_INFO:
 302    case PIPE_CAP_ROBUST_BUFFER_ACCESS_BEHAVIOR:
 303    case PIPE_CAP_PCI_GROUP:
 304    case PIPE_CAP_PCI_BUS:
 305    case PIPE_CAP_PCI_DEVICE:
 306    case PIPE_CAP_PCI_FUNCTION:
 307    case PIPE_CAP_FRAMEBUFFER_NO_ATTACHMENT:
 308    case PIPE_CAP_PRIMITIVE_RESTART_FOR_PATCHES:
 309    case PIPE_CAP_TGSI_VOTE:
 310    case PIPE_CAP_MAX_WINDOW_RECTANGLES:
 311    case PIPE_CAP_POLYGON_OFFSET_UNITS_UNSCALED:
 312    case PIPE_CAP_VIEWPORT_SUBPIXEL_BITS:
 313    case PIPE_CAP_TGSI_ARRAY_COMPONENTS:
 314       return 0;
 315
 316    case PIPE_CAP_VENDOR_ID:
 317       return 0xFFFFFFFF;
 318    case PIPE_CAP_DEVICE_ID:
 319       return 0xFFFFFFFF;
 320    case PIPE_CAP_ACCELERATED:
 321       return 0;
 322    case PIPE_CAP_VIDEO_MEMORY: {
 323       /* XXX: Do we want to return the full amount of system memory ? */
 324       uint64_t system_memory;
 325
 326       if (!os_get_total_physical_memory(&system_memory))
 327          return 0;
 328
 329       return (int)(system_memory >> 20);
 330    }
 331    }
 332
 333    /* should only get here on unhandled cases */
 334    debug_printf("Unexpected PIPE_CAP %d query\n", param);
 335    return 0;
 336 }
 337
 338 static int
 339 swr_get_shader_param(struct pipe_screen *screen,
 340                      unsigned shader,
 341                      enum pipe_shader_cap param)
 342 {
 343    if (shader == PIPE_SHADER_VERTEX || shader == PIPE_SHADER_FRAGMENT)
 344       return gallivm_get_shader_param(param);
 345
 346    // Todo: geometry, tesselation, compute
 347    return 0;
 348 }
 349
 350
 351 static float
 352 swr_get_paramf(struct pipe_screen *screen, enum pipe_capf param)
 353 {
 354    switch (param) {
 355    case PIPE_CAPF_MAX_LINE_WIDTH:
 356    case PIPE_CAPF_MAX_LINE_WIDTH_AA:
 357    case PIPE_CAPF_MAX_POINT_WIDTH:
 358       return 255.0; /* arbitrary */
 359    case PIPE_CAPF_MAX_POINT_WIDTH_AA:
 360       return 0.0;
 361    case PIPE_CAPF_MAX_TEXTURE_ANISOTROPY:
 362       return 0.0;
 363    case PIPE_CAPF_MAX_TEXTURE_LOD_BIAS:
 364       return 16.0; /* arbitrary */
 365    case PIPE_CAPF_GUARD_BAND_LEFT:
 366    case PIPE_CAPF_GUARD_BAND_TOP:
 367    case PIPE_CAPF_GUARD_BAND_RIGHT:
 368    case PIPE_CAPF_GUARD_BAND_BOTTOM:
 369       return 0.0;
 370    }
 371    /* should only get here on unhandled cases */
 372    debug_printf("Unexpected PIPE_CAPF %d query\n", param);
 373    return 0.0;
 374 }
 375
 376 SWR_FORMAT
 377 mesa_to_swr_format(enum pipe_format format)
 378 {
 379    static const std::map<pipe_format,SWR_FORMAT> mesa2swr = {
 380       /* depth / stencil */
 381       {PIPE_FORMAT_Z16_UNORM,              R16_UNORM}, // z
 382       {PIPE_FORMAT_Z32_FLOAT,              R32_FLOAT}, // z
 383       {PIPE_FORMAT_Z24_UNORM_S8_UINT,      R24_UNORM_X8_TYPELESS}, // z
 384       {PIPE_FORMAT_Z24X8_UNORM,            R24_UNORM_X8_TYPELESS}, // z
 385       {PIPE_FORMAT_Z32_FLOAT_S8X24_UINT,   R32_FLOAT_X8X24_TYPELESS}, // z
 386
 387       /* alpha */
 388       {PIPE_FORMAT_A8_UNORM,               A8_UNORM},
 389       {PIPE_FORMAT_A16_UNORM,              A16_UNORM},
 390       {PIPE_FORMAT_A16_FLOAT,              A16_FLOAT},
 391       {PIPE_FORMAT_A32_FLOAT,              A32_FLOAT},
 392
 393       /* odd sizes, bgr */
 394       {PIPE_FORMAT_B5G6R5_UNORM,           B5G6R5_UNORM},
 395       {PIPE_FORMAT_B5G6R5_SRGB,            B5G6R5_UNORM_SRGB},
 396       {PIPE_FORMAT_B5G5R5A1_UNORM,         B5G5R5A1_UNORM},
 397       {PIPE_FORMAT_B5G5R5X1_UNORM,         B5G5R5X1_UNORM},
 398       {PIPE_FORMAT_B4G4R4A4_UNORM,         B4G4R4A4_UNORM},
 399       {PIPE_FORMAT_B8G8R8A8_UNORM,         B8G8R8A8_UNORM},
 400       {PIPE_FORMAT_B8G8R8A8_SRGB,          B8G8R8A8_UNORM_SRGB},
 401       {PIPE_FORMAT_B8G8R8X8_UNORM,         B8G8R8X8_UNORM},
 402       {PIPE_FORMAT_B8G8R8X8_SRGB,          B8G8R8X8_UNORM_SRGB},
 403
 404       /* rgb10a2 */
 405       {PIPE_FORMAT_R10G10B10A2_UNORM,      R10G10B10A2_UNORM},
 406       {PIPE_FORMAT_R10G10B10A2_SNORM,      R10G10B10A2_SNORM},
 407       {PIPE_FORMAT_R10G10B10A2_USCALED,    R10G10B10A2_USCALED},
 408       {PIPE_FORMAT_R10G10B10A2_SSCALED,    R10G10B10A2_SSCALED},
 409       {PIPE_FORMAT_R10G10B10A2_UINT,       R10G10B10A2_UINT},
 410
 411       /* rgb10x2 */
 412       {PIPE_FORMAT_R10G10B10X2_USCALED,    R10G10B10X2_USCALED},
 413
 414       /* bgr10a2 */
 415       {PIPE_FORMAT_B10G10R10A2_UNORM,      B10G10R10A2_UNORM},
 416       {PIPE_FORMAT_B10G10R10A2_SNORM,      B10G10R10A2_SNORM},
 417       {PIPE_FORMAT_B10G10R10A2_USCALED,    B10G10R10A2_USCALED},
 418       {PIPE_FORMAT_B10G10R10A2_SSCALED,    B10G10R10A2_SSCALED},
 419       {PIPE_FORMAT_B10G10R10A2_UINT,       B10G10R10A2_UINT},
 420
 421       /* bgr10x2 */
 422       {PIPE_FORMAT_B10G10R10X2_UNORM,      B10G10R10X2_UNORM},
 423
 424       /* r11g11b10 */
 425       {PIPE_FORMAT_R11G11B10_FLOAT,        R11G11B10_FLOAT},
 426
 427       /* 32 bits per component */
 428       {PIPE_FORMAT_R32_FLOAT,              R32_FLOAT},
 429       {PIPE_FORMAT_R32G32_FLOAT,           R32G32_FLOAT},
 430       {PIPE_FORMAT_R32G32B32_FLOAT,        R32G32B32_FLOAT},
 431       {PIPE_FORMAT_R32G32B32A32_FLOAT,     R32G32B32A32_FLOAT},
 432       {PIPE_FORMAT_R32G32B32X32_FLOAT,     R32G32B32X32_FLOAT},
 433
 434       {PIPE_FORMAT_R32_USCALED,            R32_USCALED},
 435       {PIPE_FORMAT_R32G32_USCALED,         R32G32_USCALED},
 436       {PIPE_FORMAT_R32G32B32_USCALED,      R32G32B32_USCALED},
 437       {PIPE_FORMAT_R32G32B32A32_USCALED,   R32G32B32A32_USCALED},
 438
 439       {PIPE_FORMAT_R32_SSCALED,            R32_SSCALED},
 440       {PIPE_FORMAT_R32G32_SSCALED,         R32G32_SSCALED},
 441       {PIPE_FORMAT_R32G32B32_SSCALED,      R32G32B32_SSCALED},
 442       {PIPE_FORMAT_R32G32B32A32_SSCALED,   R32G32B32A32_SSCALED},
 443
 444       {PIPE_FORMAT_R32_UINT,               R32_UINT},
 445       {PIPE_FORMAT_R32G32_UINT,            R32G32_UINT},
 446       {PIPE_FORMAT_R32G32B32_UINT,         R32G32B32_UINT},
 447       {PIPE_FORMAT_R32G32B32A32_UINT,      R32G32B32A32_UINT},
 448
 449       {PIPE_FORMAT_R32_SINT,               R32_SINT},
 450       {PIPE_FORMAT_R32G32_SINT,            R32G32_SINT},
 451       {PIPE_FORMAT_R32G32B32_SINT,         R32G32B32_SINT},
 452       {PIPE_FORMAT_R32G32B32A32_SINT,      R32G32B32A32_SINT},
 453
 454       /* 16 bits per component */
 455       {PIPE_FORMAT_R16_UNORM,              R16_UNORM},
 456       {PIPE_FORMAT_R16G16_UNORM,           R16G16_UNORM},
 457       {PIPE_FORMAT_R16G16B16_UNORM,        R16G16B16_UNORM},
 458       {PIPE_FORMAT_R16G16B16A16_UNORM,     R16G16B16A16_UNORM},
 459       {PIPE_FORMAT_R16G16B16X16_UNORM,     R16G16B16X16_UNORM},
 460
 461       {PIPE_FORMAT_R16_USCALED,            R16_USCALED},
 462       {PIPE_FORMAT_R16G16_USCALED,         R16G16_USCALED},
 463       {PIPE_FORMAT_R16G16B16_USCALED,      R16G16B16_USCALED},
 464       {PIPE_FORMAT_R16G16B16A16_USCALED,   R16G16B16A16_USCALED},
 465
 466       {PIPE_FORMAT_R16_SNORM,              R16_SNORM},
 467       {PIPE_FORMAT_R16G16_SNORM,           R16G16_SNORM},
 468       {PIPE_FORMAT_R16G16B16_SNORM,        R16G16B16_SNORM},
 469       {PIPE_FORMAT_R16G16B16A16_SNORM,     R16G16B16A16_SNORM},
 470
 471       {PIPE_FORMAT_R16_SSCALED,            R16_SSCALED},
 472       {PIPE_FORMAT_R16G16_SSCALED,         R16G16_SSCALED},
 473       {PIPE_FORMAT_R16G16B16_SSCALED,      R16G16B16_SSCALED},
 474       {PIPE_FORMAT_R16G16B16A16_SSCALED,   R16G16B16A16_SSCALED},
 475
 476       {PIPE_FORMAT_R16_UINT,               R16_UINT},
 477       {PIPE_FORMAT_R16G16_UINT,            R16G16_UINT},
 478       {PIPE_FORMAT_R16G16B16_UINT,         R16G16B16_UINT},
 479       {PIPE_FORMAT_R16G16B16A16_UINT,      R16G16B16A16_UINT},
 480
 481       {PIPE_FORMAT_R16_SINT,               R16_SINT},
 482       {PIPE_FORMAT_R16G16_SINT,            R16G16_SINT},
 483       {PIPE_FORMAT_R16G16B16_SINT,         R16G16B16_SINT},
 484       {PIPE_FORMAT_R16G16B16A16_SINT,      R16G16B16A16_SINT},
 485
 486       {PIPE_FORMAT_R16_FLOAT,              R16_FLOAT},
 487       {PIPE_FORMAT_R16G16_FLOAT,           R16G16_FLOAT},
 488       {PIPE_FORMAT_R16G16B16_FLOAT,        R16G16B16_FLOAT},
 489       {PIPE_FORMAT_R16G16B16A16_FLOAT,     R16G16B16A16_FLOAT},
 490       {PIPE_FORMAT_R16G16B16X16_FLOAT,     R16G16B16X16_FLOAT},
 491
 492       /* 8 bits per component */
 493       {PIPE_FORMAT_R8_UNORM,               R8_UNORM},
 494       {PIPE_FORMAT_R8G8_UNORM,             R8G8_UNORM},
 495       {PIPE_FORMAT_R8G8B8_UNORM,           R8G8B8_UNORM},
 496       {PIPE_FORMAT_R8G8B8_SRGB,            R8G8B8_UNORM_SRGB},
 497       {PIPE_FORMAT_R8G8B8A8_UNORM,         R8G8B8A8_UNORM},
 498       {PIPE_FORMAT_R8G8B8A8_SRGB,          R8G8B8A8_UNORM_SRGB},
 499       {PIPE_FORMAT_R8G8B8X8_UNORM,         R8G8B8X8_UNORM},
 500       {PIPE_FORMAT_R8G8B8X8_SRGB,          R8G8B8X8_UNORM_SRGB},
 501
 502       {PIPE_FORMAT_R8_USCALED,             R8_USCALED},
 503       {PIPE_FORMAT_R8G8_USCALED,           R8G8_USCALED},
 504       {PIPE_FORMAT_R8G8B8_USCALED,         R8G8B8_USCALED},
 505       {PIPE_FORMAT_R8G8B8A8_USCALED,       R8G8B8A8_USCALED},
 506
 507       {PIPE_FORMAT_R8_SNORM,               R8_SNORM},
 508       {PIPE_FORMAT_R8G8_SNORM,             R8G8_SNORM},
 509       {PIPE_FORMAT_R8G8B8_SNORM,           R8G8B8_SNORM},
 510       {PIPE_FORMAT_R8G8B8A8_SNORM,         R8G8B8A8_SNORM},
 511
 512       {PIPE_FORMAT_R8_SSCALED,             R8_SSCALED},
 513       {PIPE_FORMAT_R8G8_SSCALED,           R8G8_SSCALED},
 514       {PIPE_FORMAT_R8G8B8_SSCALED,         R8G8B8_SSCALED},
 515       {PIPE_FORMAT_R8G8B8A8_SSCALED,       R8G8B8A8_SSCALED},
 516
 517       {PIPE_FORMAT_R8_UINT,                R8_UINT},
 518       {PIPE_FORMAT_R8G8_UINT,              R8G8_UINT},
 519       {PIPE_FORMAT_R8G8B8_UINT,            R8G8B8_UINT},
 520       {PIPE_FORMAT_R8G8B8A8_UINT,          R8G8B8A8_UINT},
 521
 522       {PIPE_FORMAT_R8_SINT,                R8_SINT},
 523       {PIPE_FORMAT_R8G8_SINT,              R8G8_SINT},
 524       {PIPE_FORMAT_R8G8B8_SINT,            R8G8B8_SINT},
 525       {PIPE_FORMAT_R8G8B8A8_SINT,          R8G8B8A8_SINT},
 526
 527       /* These formats have entries in SWR but don't have Load/StoreTile
 528        * implementations. That means these aren't renderable, and thus having
 529        * a mapping entry here is detrimental.
 530        */
 531       /*
 532
 533       {PIPE_FORMAT_L8_UNORM,               L8_UNORM},
 534       {PIPE_FORMAT_I8_UNORM,               I8_UNORM},
 535       {PIPE_FORMAT_L8A8_UNORM,             L8A8_UNORM},
 536       {PIPE_FORMAT_L16_UNORM,              L16_UNORM},
 537       {PIPE_FORMAT_UYVY,                   YCRCB_SWAPUVY},
 538
 539       {PIPE_FORMAT_L8_SRGB,                L8_UNORM_SRGB},
 540       {PIPE_FORMAT_L8A8_SRGB,              L8A8_UNORM_SRGB},
 541
 542       {PIPE_FORMAT_DXT1_RGBA,              BC1_UNORM},
 543       {PIPE_FORMAT_DXT3_RGBA,              BC2_UNORM},
 544       {PIPE_FORMAT_DXT5_RGBA,              BC3_UNORM},
 545
 546       {PIPE_FORMAT_DXT1_SRGBA,             BC1_UNORM_SRGB},
 547       {PIPE_FORMAT_DXT3_SRGBA,             BC2_UNORM_SRGB},
 548       {PIPE_FORMAT_DXT5_SRGBA,             BC3_UNORM_SRGB},
 549
 550       {PIPE_FORMAT_RGTC1_UNORM,            BC4_UNORM},
 551       {PIPE_FORMAT_RGTC1_SNORM,            BC4_SNORM},
 552       {PIPE_FORMAT_RGTC2_UNORM,            BC5_UNORM},
 553       {PIPE_FORMAT_RGTC2_SNORM,            BC5_SNORM},
 554
 555       {PIPE_FORMAT_L16A16_UNORM,           L16A16_UNORM},
 556       {PIPE_FORMAT_I16_UNORM,              I16_UNORM},
 557       {PIPE_FORMAT_L16_FLOAT,              L16_FLOAT},
 558       {PIPE_FORMAT_L16A16_FLOAT,           L16A16_FLOAT},
 559       {PIPE_FORMAT_I16_FLOAT,              I16_FLOAT},
 560       {PIPE_FORMAT_L32_FLOAT,              L32_FLOAT},
 561       {PIPE_FORMAT_L32A32_FLOAT,           L32A32_FLOAT},
 562       {PIPE_FORMAT_I32_FLOAT,              I32_FLOAT},
 563
 564       {PIPE_FORMAT_I8_UINT,                I8_UINT},
 565       {PIPE_FORMAT_L8_UINT,                L8_UINT},
 566       {PIPE_FORMAT_L8A8_UINT,              L8A8_UINT},
 567
 568       {PIPE_FORMAT_I8_SINT,                I8_SINT},
 569       {PIPE_FORMAT_L8_SINT,                L8_SINT},
 570       {PIPE_FORMAT_L8A8_SINT,              L8A8_SINT},
 571
 572       */
 573    };
 574
 575    auto it = mesa2swr.find(format);
 576    if (it == mesa2swr.end())
 577       return (SWR_FORMAT)-1;
 578    else
 579       return it->second;
 580 }
 581
 582 static boolean
 583 swr_displaytarget_layout(struct swr_screen *screen, struct swr_resource *res)
 584 {
 585    struct sw_winsys *winsys = screen->winsys;
 586    struct sw_displaytarget *dt;
 587
 588    const unsigned width = align(res->swr.width, res->swr.halign);
 589    const unsigned height = align(res->swr.height, res->swr.valign);
 590
 591    UINT stride;
 592    dt = winsys->displaytarget_create(winsys,
 593                                      res->base.bind,
 594                                      res->base.format,
 595                                      width, height,
 596                                      64, NULL,
 597                                      &stride);
 598
 599    if (dt == NULL)
 600       return FALSE;
 601
 602    void *map = winsys->displaytarget_map(winsys, dt, 0);
 603
 604    res->display_target = dt;
 605    res->swr.pBaseAddress = (uint8_t*) map;
 606
 607    /* Clear the display target surface */
 608    if (map)
 609       memset(map, 0, height * stride);
 610
 611    winsys->displaytarget_unmap(winsys, dt);
 612
 613    return TRUE;
 614 }
 615
 616 static bool
 617 swr_texture_layout(struct swr_screen *screen,
 618                    struct swr_resource *res,
 619                    boolean allocate)
 620 {
 621    struct pipe_resource *pt = &res->base;
 622
 623    pipe_format fmt = pt->format;
 624    const struct util_format_description *desc = util_format_description(fmt);
 625
 626    res->has_depth = util_format_has_depth(desc);
 627    res->has_stencil = util_format_has_stencil(desc);
 628
 629    if (res->has_stencil && !res->has_depth)
 630       fmt = PIPE_FORMAT_R8_UINT;
 631
 632    /* We always use the SWR layout. For 2D and 3D textures this looks like:
 633     *
 634     * |<------- pitch ------->|
 635     * +=======================+-------
 636     * |Array 0                |   ^
 637     * |                       |   |
 638     * |        Level 0        |   |
 639     * |                       |   |
 640     * |                       | qpitch
 641     * +-----------+-----------+   |
 642     * |           | L2L2L2L2  |   |
 643     * |  Level 1  | L3L3      |   |
 644     * |           | L4        |   v
 645     * +===========+===========+-------
 646     * |Array 1                |
 647     * |                       |
 648     * |        Level 0        |
 649     * |                       |
 650     * |                       |
 651     * +-----------+-----------+
 652     * |           | L2L2L2L2  |
 653     * |  Level 1  | L3L3      |
 654     * |           | L4        |
 655     * +===========+===========+
 656     *
 657     * The overall width in bytes is known as the pitch, while the overall
 658     * height in rows is the qpitch. Array slices are laid out logically below
 659     * one another, qpitch rows apart. For 3D surfaces, the "level" values are
 660     * just invalid for the higher array numbers (since depth is also
 661     * minified). 1D and 1D array surfaces are stored effectively the same way,
 662     * except that pitch never plays into it. All the levels are logically
 663     * adjacent to each other on the X axis. The qpitch becomes the number of
 664     * elements between array slices, while the pitch is unused.
 665     *
 666     * Each level's sizes are subject to the valign and halign settings of the
 667     * surface. For compressed formats that swr is unaware of, we will use an
 668     * appropriately-sized uncompressed format, and scale the widths/heights.
 669     *
 670     * This surface is stored inside res->swr. For depth/stencil textures,
 671     * res->secondary will have an identically-laid-out but R8_UINT-formatted
 672     * stencil tree. In the Z32F_S8 case, the primary surface still has 64-bpp
 673     * texels, to simplify map/unmap logic which copies the stencil values
 674     * in/out.
 675     */
 676
 677    res->swr.width = pt->width0;
 678    res->swr.height = pt->height0;
 679    res->swr.type = swr_convert_target_type(pt->target);
 680    res->swr.tileMode = SWR_TILE_NONE;
 681    res->swr.format = mesa_to_swr_format(fmt);
 682    res->swr.numSamples = std::max(1u, pt->nr_samples);
 683
 684    if (pt->bind & (PIPE_BIND_RENDER_TARGET | PIPE_BIND_DEPTH_STENCIL)) {
 685       res->swr.halign = KNOB_MACROTILE_X_DIM;
 686       res->swr.valign = KNOB_MACROTILE_Y_DIM;
 687    } else {
 688       res->swr.halign = 1;
 689       res->swr.valign = 1;
 690    }
 691
 692    unsigned halign = res->swr.halign * util_format_get_blockwidth(fmt);
 693    unsigned width = align(pt->width0, halign);
 694    if (pt->target == PIPE_TEXTURE_1D || pt->target == PIPE_TEXTURE_1D_ARRAY) {
 695       for (int level = 1; level <= pt->last_level; level++)
 696          width += align(u_minify(pt->width0, level), halign);
 697       res->swr.pitch = util_format_get_blocksize(fmt);
 698       res->swr.qpitch = util_format_get_nblocksx(fmt, width);
 699    } else {
 700       // The pitch is the overall width of the texture in bytes. Most of the
 701       // time this is the pitch of level 0 since all the other levels fit
 702       // underneath it. However in some degenerate situations, the width of
 703       // level1 + level2 may be larger. In that case, we use those
 704       // widths. This can happen if, e.g. halign is 32, and the width of level
 705       // 0 is 32 or less. In that case, the aligned levels 1 and 2 will also
 706       // be 32 each, adding up to 64.
 707       unsigned valign = res->swr.valign * util_format_get_blockheight(fmt);
 708       if (pt->last_level > 1) {
 709          width = std::max<uint32_t>(
 710                width,
 711                align(u_minify(pt->width0, 1), halign) +
 712                align(u_minify(pt->width0, 2), halign));
 713       }
 714       res->swr.pitch = util_format_get_stride(fmt, width);
 715
 716       // The qpitch is controlled by either the height of the second LOD, or
 717       // the combination of all the later LODs.
 718       unsigned height = align(pt->height0, valign);
 719       if (pt->last_level == 1) {
 720          height += align(u_minify(pt->height0, 1), valign);
 721       } else if (pt->last_level > 1) {
 722          unsigned level1 = align(u_minify(pt->height0, 1), valign);
 723          unsigned level2 = 0;
 724          for (int level = 2; level <= pt->last_level; level++) {
 725             level2 += align(u_minify(pt->height0, level), valign);
 726          }
 727          height += std::max(level1, level2);
 728       }
 729       res->swr.qpitch = util_format_get_nblocksy(fmt, height);
 730    }
 731
 732    if (pt->target == PIPE_TEXTURE_3D)
 733       res->swr.depth = pt->depth0;
 734    else
 735       res->swr.depth = pt->array_size;
 736
 737    // Fix up swr format if necessary so that LOD offset computation works
 738    if (res->swr.format == (SWR_FORMAT)-1) {
 739       switch (util_format_get_blocksize(fmt)) {
 740       default:
 741          unreachable("Unexpected format block size");
 742       case 1: res->swr.format = R8_UINT; break;
 743       case 2: res->swr.format = R16_UINT; break;
 744       case 4: res->swr.format = R32_UINT; break;
 745       case 8:
 746          if (util_format_is_compressed(fmt))
 747             res->swr.format = BC4_UNORM;
 748          else
 749             res->swr.format = R32G32_UINT;
 750          break;
 751       case 16:
 752          if (util_format_is_compressed(fmt))
 753             res->swr.format = BC5_UNORM;
 754          else
 755             res->swr.format = R32G32B32A32_UINT;
 756          break;
 757       }
 758    }
 759
 760    for (int level = 0; level <= pt->last_level; level++) {
 761       res->mip_offsets[level] =
 762          ComputeSurfaceOffset<false>(0, 0, 0, 0, 0, level, &res->swr);
 763    }
 764
 765    size_t total_size =
 766       (size_t)res->swr.depth * res->swr.qpitch * res->swr.pitch;
 767    if (total_size > SWR_MAX_TEXTURE_SIZE)
 768       return false;
 769
 770    if (allocate) {
 771       res->swr.pBaseAddress = (uint8_t *)AlignedMalloc(total_size, 64);
 772
 773       if (res->has_depth && res->has_stencil) {
 774          res->secondary = res->swr;
 775          res->secondary.format = R8_UINT;
 776          res->secondary.pitch = res->swr.pitch / util_format_get_blocksize(fmt);
 777
 778          for (int level = 0; level <= pt->last_level; level++) {
 779             res->secondary_mip_offsets[level] =
 780                ComputeSurfaceOffset<false>(0, 0, 0, 0, 0, level, &res->secondary);
 781          }
 782
 783          res->secondary.pBaseAddress = (uint8_t *)AlignedMalloc(
 784             res->secondary.depth * res->secondary.qpitch *
 785             res->secondary.pitch, 64);
 786       }
 787    }
 788
 789    return true;
 790 }
 791
 792 static boolean
 793 swr_can_create_resource(struct pipe_screen *screen,
 794                         const struct pipe_resource *templat)
 795 {
 796    struct swr_resource res;
 797    memset(&res, 0, sizeof(res));
 798    res.base = *templat;
 799    return swr_texture_layout(swr_screen(screen), &res, false);
 800 }
 801
 802 static struct pipe_resource *
 803 swr_resource_create(struct pipe_screen *_screen,
 804                     const struct pipe_resource *templat)
 805 {
 806    struct swr_screen *screen = swr_screen(_screen);
 807    struct swr_resource *res = CALLOC_STRUCT(swr_resource);
 808    if (!res)
 809       return NULL;
 810
 811    res->base = *templat;
 812    pipe_reference_init(&res->base.reference, 1);
 813    res->base.screen = &screen->base;
 814
 815    if (swr_resource_is_texture(&res->base)) {
 816       if (res->base.bind & (PIPE_BIND_DISPLAY_TARGET | PIPE_BIND_SCANOUT
 817                             | PIPE_BIND_SHARED)) {
 818          /* displayable surface
 819           * first call swr_texture_layout without allocating to finish
 820           * filling out the SWR_SURFAE_STATE in res */
 821          swr_texture_layout(screen, res, false);
 822          if (!swr_displaytarget_layout(screen, res))
 823             goto fail;
 824       } else {
 825          /* texture map */
 826          if (!swr_texture_layout(screen, res, true))
 827             goto fail;
 828       }
 829    } else {
 830       /* other data (vertex buffer, const buffer, etc) */
 831       assert(util_format_get_blocksize(templat->format) == 1);
 832       assert(templat->height0 == 1);
 833       assert(templat->depth0 == 1);
 834       assert(templat->last_level == 0);
 835
 836       /* Easiest to just call swr_texture_layout, as it sets up
 837        * SWR_SURFAE_STATE in res */
 838       if (!swr_texture_layout(screen, res, true))
 839          goto fail;
 840    }
 841
 842    return &res->base;
 843
 844 fail:
 845    FREE(res);
 846    return NULL;
 847 }
 848
 849 static void
 850 swr_resource_destroy(struct pipe_screen *p_screen, struct pipe_resource *pt)
 851 {
 852    struct swr_screen *screen = swr_screen(p_screen);
 853    struct swr_resource *spr = swr_resource(pt);
 854    struct pipe_context *pipe = screen->pipe;
 855
 856    /* Only wait on fence if the resource is being used */
 857    if (pipe && spr->status) {
 858       /* But, if there's no fence pending, submit one.
 859        * XXX: Remove once draw timestamps are implmented. */
 860       if (!swr_is_fence_pending(screen->flush_fence))
 861          swr_fence_submit(swr_context(pipe), screen->flush_fence);
 862
 863       swr_fence_finish(p_screen, NULL, screen->flush_fence, 0);
 864       swr_resource_unused(pt);
 865    }
 866
 867    /*
 868     * Free resource primary surface.  If resource is display target, winsys
 869     * manages the buffer and will free it on displaytarget_destroy.
 870     */
 871    if (spr->display_target) {
 872       /* display target */
 873       struct sw_winsys *winsys = screen->winsys;
 874       winsys->displaytarget_destroy(winsys, spr->display_target);
 875    } else
 876       AlignedFree(spr->swr.pBaseAddress);
 877
 878    AlignedFree(spr->secondary.pBaseAddress);
 879
 880    FREE(spr);
 881 }
 882
 883
 884 static void
 885 swr_flush_frontbuffer(struct pipe_screen *p_screen,
 886                       struct pipe_resource *resource,
 887                       unsigned level,
 888                       unsigned layer,
 889                       void *context_private,
 890                       struct pipe_box *sub_box)
 891 {
 892    struct swr_screen *screen = swr_screen(p_screen);
 893    struct sw_winsys *winsys = screen->winsys;
 894    struct swr_resource *spr = swr_resource(resource);
 895    struct pipe_context *pipe = screen->pipe;
 896
 897    if (pipe) {
 898       swr_fence_finish(p_screen, NULL, screen->flush_fence, 0);
 899       swr_resource_unused(resource);
 900       SwrEndFrame(swr_context(pipe)->swrContext);
 901    }
 902
 903    debug_assert(spr->display_target);
 904    if (spr->display_target)
 905       winsys->displaytarget_display(
 906          winsys, spr->display_target, context_private, sub_box);
 907 }
 908
 909
 910 static void
 911 swr_destroy_screen(struct pipe_screen *p_screen)
 912 {
 913    struct swr_screen *screen = swr_screen(p_screen);
 914    struct sw_winsys *winsys = screen->winsys;
 915
 916    fprintf(stderr, "SWR destroy screen!\n");
 917
 918    swr_fence_finish(p_screen, NULL, screen->flush_fence, 0);
 919    swr_fence_reference(p_screen, &screen->flush_fence, NULL);
 920
 921    JitDestroyContext(screen->hJitMgr);
 922
 923    if (winsys->destroy)
 924       winsys->destroy(winsys);
 925
 926    FREE(screen);
 927 }
 928
 929 PUBLIC
 930 struct pipe_screen *
 931 swr_create_screen_internal(struct sw_winsys *winsys)
 932 {
 933    struct swr_screen *screen = CALLOC_STRUCT(swr_screen);
 934
 935    if (!screen)
 936       return NULL;
 937
 938    if (!getenv("KNOB_MAX_PRIMS_PER_DRAW")) {
 939       g_GlobalKnobs.MAX_PRIMS_PER_DRAW.Value(49152);
 940    }
 941
 942    screen->winsys = winsys;
 943    screen->base.get_name = swr_get_name;
 944    screen->base.get_vendor = swr_get_vendor;
 945    screen->base.is_format_supported = swr_is_format_supported;
 946    screen->base.context_create = swr_create_context;
 947    screen->base.can_create_resource = swr_can_create_resource;
 948
 949    screen->base.destroy = swr_destroy_screen;
 950    screen->base.get_param = swr_get_param;
 951    screen->base.get_shader_param = swr_get_shader_param;
 952    screen->base.get_paramf = swr_get_paramf;
 953
 954    screen->base.resource_create = swr_resource_create;
 955    screen->base.resource_destroy = swr_resource_destroy;
 956
 957    screen->base.flush_frontbuffer = swr_flush_frontbuffer;
 958
 959    screen->hJitMgr = JitCreateContext(KNOB_SIMD_WIDTH, KNOB_ARCH_STR, "swr");
 960
 961    swr_fence_init(&screen->base);
 962
 963    util_format_s3tc_init();
 964
 965    return &screen->base;
 966 }
 967