2 * Copyright © 2014-2017 Broadcom
3 * Copyright (C) 2012 Rob Clark <robclark@freedesktop.org>
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
12 * The above copyright notice and this permission notice (including the next
13 * paragraph) shall be included in all copies or substantial portions of the
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
25 #include <sys/sysinfo.h>
27 #include "common/v3d_device_info.h"
28 #include "util/os_misc.h"
29 #include "pipe/p_defines.h"
30 #include "pipe/p_screen.h"
31 #include "pipe/p_state.h"
33 #include "util/u_debug.h"
34 #include "util/u_memory.h"
35 #include "util/format/u_format.h"
36 #include "util/u_hash_table.h"
37 #include "util/u_screen.h"
38 #include "util/u_transfer_helper.h"
39 #include "util/ralloc.h"
40 #include "util/xmlconfig.h"
43 #include "v3d_screen.h"
44 #include "v3d_context.h"
45 #include "v3d_resource.h"
46 #include "compiler/v3d_compiler.h"
47 #include "drm-uapi/drm_fourcc.h"
50 v3d_screen_get_name(struct pipe_screen
*pscreen
)
52 struct v3d_screen
*screen
= v3d_screen(pscreen
);
55 screen
->name
= ralloc_asprintf(screen
,
57 screen
->devinfo
.ver
/ 10,
58 screen
->devinfo
.ver
% 10);
65 v3d_screen_get_vendor(struct pipe_screen
*pscreen
)
71 v3d_screen_destroy(struct pipe_screen
*pscreen
)
73 struct v3d_screen
*screen
= v3d_screen(pscreen
);
75 util_hash_table_destroy(screen
->bo_handles
);
76 v3d_bufmgr_destroy(pscreen
);
77 slab_destroy_parent(&screen
->transfer_pool
);
80 if (using_v3d_simulator
)
81 v3d_simulator_destroy(screen
);
83 v3d_compiler_free(screen
->compiler
);
84 u_transfer_helper_destroy(pscreen
->transfer_helper
);
91 v3d_has_feature(struct v3d_screen
*screen
, enum drm_v3d_param feature
)
93 struct drm_v3d_get_param p
= {
96 int ret
= v3d_ioctl(screen
->fd
, DRM_IOCTL_V3D_GET_PARAM
, &p
);
105 v3d_screen_get_param(struct pipe_screen
*pscreen
, enum pipe_cap param
)
107 struct v3d_screen
*screen
= v3d_screen(pscreen
);
110 /* Supported features (boolean caps). */
111 case PIPE_CAP_VERTEX_COLOR_CLAMPED
:
112 case PIPE_CAP_VERTEX_COLOR_UNCLAMPED
:
113 case PIPE_CAP_FRAGMENT_COLOR_CLAMPED
:
114 case PIPE_CAP_BUFFER_MAP_PERSISTENT_COHERENT
:
115 case PIPE_CAP_NPOT_TEXTURES
:
116 case PIPE_CAP_SHAREABLE_SHADERS
:
117 case PIPE_CAP_BLEND_EQUATION_SEPARATE
:
118 case PIPE_CAP_TEXTURE_MULTISAMPLE
:
119 case PIPE_CAP_TEXTURE_SWIZZLE
:
120 case PIPE_CAP_VERTEX_ELEMENT_INSTANCE_DIVISOR
:
121 case PIPE_CAP_START_INSTANCE
:
122 case PIPE_CAP_TGSI_INSTANCEID
:
123 case PIPE_CAP_FRAGMENT_SHADER_TEXTURE_LOD
:
124 case PIPE_CAP_FRAGMENT_SHADER_DERIVATIVES
:
125 case PIPE_CAP_VERTEX_SHADER_SATURATE
:
126 case PIPE_CAP_TEXTURE_QUERY_LOD
:
127 case PIPE_CAP_PRIMITIVE_RESTART
:
128 case PIPE_CAP_OCCLUSION_QUERY
:
129 case PIPE_CAP_POINT_SPRITE
:
130 case PIPE_CAP_STREAM_OUTPUT_PAUSE_RESUME
:
131 case PIPE_CAP_DRAW_INDIRECT
:
132 case PIPE_CAP_MULTI_DRAW_INDIRECT
:
133 case PIPE_CAP_QUADS_FOLLOW_PROVOKING_VERTEX_CONVENTION
:
134 case PIPE_CAP_SIGNED_VERTEX_BUFFER_OFFSET
:
135 case PIPE_CAP_TGSI_CAN_READ_OUTPUTS
:
136 case PIPE_CAP_TGSI_PACK_HALF_FLOAT
:
137 case PIPE_CAP_TEXTURE_HALF_FLOAT_LINEAR
:
138 case PIPE_CAP_FRAMEBUFFER_NO_ATTACHMENT
:
139 case PIPE_CAP_TGSI_FS_FACE_IS_INTEGER_SYSVAL
:
142 case PIPE_CAP_PACKED_UNIFORMS
:
143 /* We can't enable this flag, because it results in load_ubo
144 * intrinsics across a 16b boundary, but v3d's TMU general
145 * memory accesses wrap on 16b boundaries.
149 case PIPE_CAP_NIR_IMAGES_AS_DEREF
:
152 case PIPE_CAP_PREFER_BLIT_BASED_TEXTURE_TRANSFER
:
153 /* XXX perf: we don't want to emit these extra blits for
154 * glReadPixels(), since we still have to do an uncached read
155 * from the GPU of the result after waiting for the TFU blit
156 * to happen. However, disabling this introduces instability
158 * dEQP-GLES31.functional.image_load_store.early_fragment_tests.*
159 * and corruption in chromium's rendering.
163 case PIPE_CAP_COMPUTE
:
164 return screen
->has_csd
&& screen
->devinfo
.ver
>= 41;
166 case PIPE_CAP_GENERATE_MIPMAP
:
167 return v3d_has_feature(screen
, DRM_V3D_PARAM_SUPPORTS_TFU
);
169 case PIPE_CAP_INDEP_BLEND_ENABLE
:
170 return screen
->devinfo
.ver
>= 40;
172 case PIPE_CAP_CONSTANT_BUFFER_OFFSET_ALIGNMENT
:
175 case PIPE_CAP_MAX_TEXTURE_GATHER_COMPONENTS
:
176 if (screen
->devinfo
.ver
< 40)
180 case PIPE_CAP_SHADER_BUFFER_OFFSET_ALIGNMENT
:
181 if (screen
->has_cache_flush
)
184 return 0; /* Disables shader storage */
186 case PIPE_CAP_GLSL_FEATURE_LEVEL
:
189 case PIPE_CAP_ESSL_FEATURE_LEVEL
:
192 case PIPE_CAP_GLSL_FEATURE_LEVEL_COMPATIBILITY
:
195 case PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT
:
197 case PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT
:
199 case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER
:
200 if (screen
->devinfo
.ver
>= 40)
204 case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER
:
205 if (screen
->devinfo
.ver
>= 40)
210 case PIPE_CAP_MIXED_FRAMEBUFFER_SIZES
:
211 case PIPE_CAP_MIXED_COLORBUFFER_FORMATS
:
212 case PIPE_CAP_MIXED_COLOR_DEPTH_BITS
:
215 case PIPE_CAP_MAX_STREAM_OUTPUT_BUFFERS
:
218 case PIPE_CAP_MAX_VARYINGS
:
219 return V3D_MAX_FS_INPUTS
/ 4;
222 case PIPE_CAP_MAX_TEXTURE_2D_SIZE
:
223 if (screen
->devinfo
.ver
< 40)
225 else if (screen
->nonmsaa_texture_size_limit
)
229 case PIPE_CAP_MAX_TEXTURE_CUBE_LEVELS
:
230 case PIPE_CAP_MAX_TEXTURE_3D_LEVELS
:
231 if (screen
->devinfo
.ver
< 40)
234 return V3D_MAX_MIP_LEVELS
;
235 case PIPE_CAP_MAX_TEXTURE_ARRAY_LAYERS
:
238 /* Render targets. */
239 case PIPE_CAP_MAX_RENDER_TARGETS
:
242 case PIPE_CAP_VENDOR_ID
:
244 case PIPE_CAP_ACCELERATED
:
246 case PIPE_CAP_VIDEO_MEMORY
: {
247 uint64_t system_memory
;
249 if (!os_get_total_physical_memory(&system_memory
))
252 return (int)(system_memory
>> 20);
257 /* Geometry shaders */
258 case PIPE_CAP_MAX_GEOMETRY_TOTAL_OUTPUT_COMPONENTS
:
259 /* Minimum required by GLES 3.2 */
261 case PIPE_CAP_MAX_GEOMETRY_OUTPUT_VERTICES
:
262 /* MAX_GEOMETRY_TOTAL_OUTPUT_COMPONENTS / 4 */
264 case PIPE_CAP_MAX_GS_INVOCATIONS
:
268 return u_pipe_screen_get_param_defaults(pscreen
, param
);
273 v3d_screen_get_paramf(struct pipe_screen
*pscreen
, enum pipe_capf param
)
276 case PIPE_CAPF_MAX_LINE_WIDTH
:
277 case PIPE_CAPF_MAX_LINE_WIDTH_AA
:
280 case PIPE_CAPF_MAX_POINT_WIDTH
:
281 case PIPE_CAPF_MAX_POINT_WIDTH_AA
:
284 case PIPE_CAPF_MAX_TEXTURE_ANISOTROPY
:
286 case PIPE_CAPF_MAX_TEXTURE_LOD_BIAS
:
289 case PIPE_CAPF_MIN_CONSERVATIVE_RASTER_DILATE
:
290 case PIPE_CAPF_MAX_CONSERVATIVE_RASTER_DILATE
:
291 case PIPE_CAPF_CONSERVATIVE_RASTER_DILATE_GRANULARITY
:
294 fprintf(stderr
, "unknown paramf %d\n", param
);
300 v3d_screen_get_shader_param(struct pipe_screen
*pscreen
, unsigned shader
,
301 enum pipe_shader_cap param
)
303 struct v3d_screen
*screen
= v3d_screen(pscreen
);
306 case PIPE_SHADER_VERTEX
:
307 case PIPE_SHADER_FRAGMENT
:
309 case PIPE_SHADER_COMPUTE
:
310 if (!screen
->has_csd
)
313 case PIPE_SHADER_GEOMETRY
:
314 if (screen
->devinfo
.ver
< 41)
321 /* this is probably not totally correct.. but it's a start: */
323 case PIPE_SHADER_CAP_MAX_INSTRUCTIONS
:
324 case PIPE_SHADER_CAP_MAX_ALU_INSTRUCTIONS
:
325 case PIPE_SHADER_CAP_MAX_TEX_INSTRUCTIONS
:
326 case PIPE_SHADER_CAP_MAX_TEX_INDIRECTIONS
:
329 case PIPE_SHADER_CAP_MAX_CONTROL_FLOW_DEPTH
:
332 case PIPE_SHADER_CAP_MAX_INPUTS
:
334 case PIPE_SHADER_VERTEX
:
335 return V3D_MAX_VS_INPUTS
/ 4;
336 case PIPE_SHADER_GEOMETRY
:
337 return V3D_MAX_GS_INPUTS
/ 4;
338 case PIPE_SHADER_FRAGMENT
:
339 return V3D_MAX_FS_INPUTS
/ 4;
343 case PIPE_SHADER_CAP_MAX_OUTPUTS
:
344 if (shader
== PIPE_SHADER_FRAGMENT
)
347 return V3D_MAX_FS_INPUTS
/ 4;
348 case PIPE_SHADER_CAP_MAX_TEMPS
:
349 return 256; /* GL_MAX_PROGRAM_TEMPORARIES_ARB */
350 case PIPE_SHADER_CAP_MAX_CONST_BUFFER_SIZE
:
351 /* Note: Limited by the offset size in
352 * v3d_unit_data_create().
354 return 16 * 1024 * sizeof(float);
355 case PIPE_SHADER_CAP_MAX_CONST_BUFFERS
:
357 case PIPE_SHADER_CAP_TGSI_CONT_SUPPORTED
:
359 case PIPE_SHADER_CAP_INDIRECT_INPUT_ADDR
:
361 case PIPE_SHADER_CAP_INDIRECT_OUTPUT_ADDR
:
363 case PIPE_SHADER_CAP_INDIRECT_TEMP_ADDR
:
365 case PIPE_SHADER_CAP_INDIRECT_CONST_ADDR
:
367 case PIPE_SHADER_CAP_SUBROUTINES
:
369 case PIPE_SHADER_CAP_INTEGERS
:
371 case PIPE_SHADER_CAP_FP16
:
372 case PIPE_SHADER_CAP_TGSI_DROUND_SUPPORTED
:
373 case PIPE_SHADER_CAP_TGSI_DFRACEXP_DLDEXP_SUPPORTED
:
374 case PIPE_SHADER_CAP_TGSI_LDEXP_SUPPORTED
:
375 case PIPE_SHADER_CAP_TGSI_FMA_SUPPORTED
:
376 case PIPE_SHADER_CAP_TGSI_ANY_INOUT_DECL_RANGE
:
377 case PIPE_SHADER_CAP_TGSI_SQRT_SUPPORTED
:
378 case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTERS
:
379 case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTER_BUFFERS
:
381 case PIPE_SHADER_CAP_MAX_TEXTURE_SAMPLERS
:
382 case PIPE_SHADER_CAP_MAX_SAMPLER_VIEWS
:
383 return V3D_MAX_TEXTURE_SAMPLERS
;
385 case PIPE_SHADER_CAP_MAX_SHADER_BUFFERS
:
386 if (screen
->has_cache_flush
) {
387 if (shader
== PIPE_SHADER_VERTEX
||
388 shader
== PIPE_SHADER_GEOMETRY
) {
391 return PIPE_MAX_SHADER_BUFFERS
;
396 case PIPE_SHADER_CAP_MAX_SHADER_IMAGES
:
397 if (screen
->has_cache_flush
) {
398 if (screen
->devinfo
.ver
< 41)
401 return PIPE_MAX_SHADER_IMAGES
;
406 case PIPE_SHADER_CAP_PREFERRED_IR
:
407 return PIPE_SHADER_IR_NIR
;
408 case PIPE_SHADER_CAP_SUPPORTED_IRS
:
409 return 1 << PIPE_SHADER_IR_NIR
;
410 case PIPE_SHADER_CAP_MAX_UNROLL_ITERATIONS_HINT
:
412 case PIPE_SHADER_CAP_LOWER_IF_THRESHOLD
:
413 case PIPE_SHADER_CAP_TGSI_SKIP_MERGE_REGISTERS
:
416 fprintf(stderr
, "unknown shader param %d\n", param
);
423 v3d_get_compute_param(struct pipe_screen
*pscreen
, enum pipe_shader_ir ir_type
,
424 enum pipe_compute_cap param
, void *ret
)
426 struct v3d_screen
*screen
= v3d_screen(pscreen
);
428 if (!screen
->has_csd
)
431 #define RET(x) do { \
433 memcpy(ret, x, sizeof(x)); \
438 case PIPE_COMPUTE_CAP_ADDRESS_BITS
:
439 RET((uint32_t []) { 32 });
442 case PIPE_COMPUTE_CAP_IR_TARGET
:
446 case PIPE_COMPUTE_CAP_GRID_DIMENSION
:
447 RET((uint64_t []) { 3 });
449 case PIPE_COMPUTE_CAP_MAX_GRID_SIZE
:
450 /* GL_MAX_COMPUTE_SHADER_WORK_GROUP_COUNT: The CSD has a
451 * 16-bit field for the number of workgroups in each
454 RET(((uint64_t []) { 65535, 65535, 65535 }));
456 case PIPE_COMPUTE_CAP_MAX_BLOCK_SIZE
:
457 /* GL_MAX_COMPUTE_WORK_GROUP_SIZE */
458 RET(((uint64_t []) { 256, 256, 256 }));
460 case PIPE_COMPUTE_CAP_MAX_THREADS_PER_BLOCK
:
461 case PIPE_COMPUTE_CAP_MAX_VARIABLE_THREADS_PER_BLOCK
:
462 /* GL_MAX_COMPUTE_WORK_GROUP_INVOCATIONS: This is
463 * limited by WG_SIZE in the CSD.
465 RET((uint64_t []) { 256 });
467 case PIPE_COMPUTE_CAP_MAX_GLOBAL_SIZE
:
468 RET((uint64_t []) { 1024 * 1024 * 1024 });
470 case PIPE_COMPUTE_CAP_MAX_LOCAL_SIZE
:
471 /* GL_MAX_COMPUTE_SHARED_MEMORY_SIZE */
472 RET((uint64_t []) { 32768 });
474 case PIPE_COMPUTE_CAP_MAX_PRIVATE_SIZE
:
475 case PIPE_COMPUTE_CAP_MAX_INPUT_SIZE
:
476 RET((uint64_t []) { 4096 });
478 case PIPE_COMPUTE_CAP_MAX_MEM_ALLOC_SIZE
: {
481 RET((uint64_t []) { si
.totalram
});
484 case PIPE_COMPUTE_CAP_MAX_CLOCK_FREQUENCY
:
486 RET((uint32_t []) { 0 });
488 case PIPE_COMPUTE_CAP_MAX_COMPUTE_UNITS
:
489 RET((uint32_t []) { 1 });
491 case PIPE_COMPUTE_CAP_IMAGES_SUPPORTED
:
492 RET((uint32_t []) { 1 });
494 case PIPE_COMPUTE_CAP_SUBGROUP_SIZE
:
495 RET((uint32_t []) { 16 });
503 v3d_screen_is_format_supported(struct pipe_screen
*pscreen
,
504 enum pipe_format format
,
505 enum pipe_texture_target target
,
506 unsigned sample_count
,
507 unsigned storage_sample_count
,
510 struct v3d_screen
*screen
= v3d_screen(pscreen
);
512 if (MAX2(1, sample_count
) != MAX2(1, storage_sample_count
))
515 if (sample_count
> 1 && sample_count
!= V3D_MAX_SAMPLES
)
518 if (target
>= PIPE_MAX_TEXTURE_TYPES
) {
522 if (usage
& PIPE_BIND_VERTEX_BUFFER
) {
524 case PIPE_FORMAT_R32G32B32A32_FLOAT
:
525 case PIPE_FORMAT_R32G32B32_FLOAT
:
526 case PIPE_FORMAT_R32G32_FLOAT
:
527 case PIPE_FORMAT_R32_FLOAT
:
528 case PIPE_FORMAT_R32G32B32A32_SNORM
:
529 case PIPE_FORMAT_R32G32B32_SNORM
:
530 case PIPE_FORMAT_R32G32_SNORM
:
531 case PIPE_FORMAT_R32_SNORM
:
532 case PIPE_FORMAT_R32G32B32A32_SSCALED
:
533 case PIPE_FORMAT_R32G32B32_SSCALED
:
534 case PIPE_FORMAT_R32G32_SSCALED
:
535 case PIPE_FORMAT_R32_SSCALED
:
536 case PIPE_FORMAT_R16G16B16A16_UNORM
:
537 case PIPE_FORMAT_R16G16B16_UNORM
:
538 case PIPE_FORMAT_R16G16_UNORM
:
539 case PIPE_FORMAT_R16_UNORM
:
540 case PIPE_FORMAT_R16G16B16A16_SNORM
:
541 case PIPE_FORMAT_R16G16B16_SNORM
:
542 case PIPE_FORMAT_R16G16_SNORM
:
543 case PIPE_FORMAT_R16_SNORM
:
544 case PIPE_FORMAT_R16G16B16A16_USCALED
:
545 case PIPE_FORMAT_R16G16B16_USCALED
:
546 case PIPE_FORMAT_R16G16_USCALED
:
547 case PIPE_FORMAT_R16_USCALED
:
548 case PIPE_FORMAT_R16G16B16A16_SSCALED
:
549 case PIPE_FORMAT_R16G16B16_SSCALED
:
550 case PIPE_FORMAT_R16G16_SSCALED
:
551 case PIPE_FORMAT_R16_SSCALED
:
552 case PIPE_FORMAT_R8G8B8A8_UNORM
:
553 case PIPE_FORMAT_R8G8B8_UNORM
:
554 case PIPE_FORMAT_R8G8_UNORM
:
555 case PIPE_FORMAT_R8_UNORM
:
556 case PIPE_FORMAT_R8G8B8A8_SNORM
:
557 case PIPE_FORMAT_R8G8B8_SNORM
:
558 case PIPE_FORMAT_R8G8_SNORM
:
559 case PIPE_FORMAT_R8_SNORM
:
560 case PIPE_FORMAT_R8G8B8A8_USCALED
:
561 case PIPE_FORMAT_R8G8B8_USCALED
:
562 case PIPE_FORMAT_R8G8_USCALED
:
563 case PIPE_FORMAT_R8_USCALED
:
564 case PIPE_FORMAT_R8G8B8A8_SSCALED
:
565 case PIPE_FORMAT_R8G8B8_SSCALED
:
566 case PIPE_FORMAT_R8G8_SSCALED
:
567 case PIPE_FORMAT_R8_SSCALED
:
568 case PIPE_FORMAT_R10G10B10A2_UNORM
:
569 case PIPE_FORMAT_B10G10R10A2_UNORM
:
570 case PIPE_FORMAT_R10G10B10A2_SNORM
:
571 case PIPE_FORMAT_B10G10R10A2_SNORM
:
572 case PIPE_FORMAT_R10G10B10A2_USCALED
:
573 case PIPE_FORMAT_B10G10R10A2_USCALED
:
574 case PIPE_FORMAT_R10G10B10A2_SSCALED
:
575 case PIPE_FORMAT_B10G10R10A2_SSCALED
:
582 /* FORMAT_NONE gets allowed for ARB_framebuffer_no_attachments's probe
583 * of FRAMEBUFFER_MAX_SAMPLES
585 if ((usage
& PIPE_BIND_RENDER_TARGET
) &&
586 format
!= PIPE_FORMAT_NONE
&&
587 !v3d_rt_format_supported(&screen
->devinfo
, format
)) {
591 if ((usage
& PIPE_BIND_SAMPLER_VIEW
) &&
592 !v3d_tex_format_supported(&screen
->devinfo
, format
)) {
596 if ((usage
& PIPE_BIND_DEPTH_STENCIL
) &&
597 !(format
== PIPE_FORMAT_S8_UINT_Z24_UNORM
||
598 format
== PIPE_FORMAT_X8Z24_UNORM
||
599 format
== PIPE_FORMAT_Z16_UNORM
||
600 format
== PIPE_FORMAT_Z32_FLOAT
||
601 format
== PIPE_FORMAT_Z32_FLOAT_S8X24_UINT
)) {
605 if ((usage
& PIPE_BIND_INDEX_BUFFER
) &&
606 !(format
== PIPE_FORMAT_I8_UINT
||
607 format
== PIPE_FORMAT_I16_UINT
||
608 format
== PIPE_FORMAT_I32_UINT
)) {
616 v3d_screen_get_compiler_options(struct pipe_screen
*pscreen
,
617 enum pipe_shader_ir ir
, unsigned shader
)
619 return &v3d_nir_options
;
623 v3d_screen_query_dmabuf_modifiers(struct pipe_screen
*pscreen
,
624 enum pipe_format format
, int max
,
626 unsigned int *external_only
,
630 uint64_t available_modifiers
[] = {
631 DRM_FORMAT_MOD_BROADCOM_UIF
,
632 DRM_FORMAT_MOD_LINEAR
,
634 int num_modifiers
= ARRAY_SIZE(available_modifiers
);
637 *count
= num_modifiers
;
641 *count
= MIN2(max
, num_modifiers
);
642 for (i
= 0; i
< *count
; i
++) {
643 modifiers
[i
] = available_modifiers
[i
];
645 external_only
[i
] = false;
650 v3d_screen_create(int fd
, const struct pipe_screen_config
*config
,
651 struct renderonly
*ro
)
653 struct v3d_screen
*screen
= rzalloc(NULL
, struct v3d_screen
);
654 struct pipe_screen
*pscreen
;
656 pscreen
= &screen
->base
;
658 pscreen
->destroy
= v3d_screen_destroy
;
659 pscreen
->get_param
= v3d_screen_get_param
;
660 pscreen
->get_paramf
= v3d_screen_get_paramf
;
661 pscreen
->get_shader_param
= v3d_screen_get_shader_param
;
662 pscreen
->get_compute_param
= v3d_get_compute_param
;
663 pscreen
->context_create
= v3d_context_create
;
664 pscreen
->is_format_supported
= v3d_screen_is_format_supported
;
668 screen
->ro
= renderonly_dup(ro
);
670 fprintf(stderr
, "Failed to dup renderonly object\n");
675 list_inithead(&screen
->bo_cache
.time_list
);
676 (void)mtx_init(&screen
->bo_handles_mutex
, mtx_plain
);
677 screen
->bo_handles
= util_hash_table_create_ptr_keys();
679 #if defined(USE_V3D_SIMULATOR)
680 v3d_simulator_init(screen
);
683 if (!v3d_get_device_info(screen
->fd
, &screen
->devinfo
, &v3d_ioctl
))
686 /* We have to driCheckOption for the simulator mode to not assertion
687 * fail on not having our XML config.
689 const char *nonmsaa_name
= "v3d_nonmsaa_texture_size_limit";
690 screen
->nonmsaa_texture_size_limit
=
691 driCheckOption(config
->options
, nonmsaa_name
, DRI_BOOL
) &&
692 driQueryOptionb(config
->options
, nonmsaa_name
);
694 slab_create_parent(&screen
->transfer_pool
, sizeof(struct v3d_transfer
), 16);
696 screen
->has_csd
= v3d_has_feature(screen
, DRM_V3D_PARAM_SUPPORTS_CSD
);
697 screen
->has_cache_flush
=
698 v3d_has_feature(screen
, DRM_V3D_PARAM_SUPPORTS_CACHE_FLUSH
);
700 v3d_fence_init(screen
);
702 v3d_process_debug_variable();
704 v3d_resource_screen_init(pscreen
);
706 screen
->compiler
= v3d_compiler_init(&screen
->devinfo
);
708 pscreen
->get_name
= v3d_screen_get_name
;
709 pscreen
->get_vendor
= v3d_screen_get_vendor
;
710 pscreen
->get_device_vendor
= v3d_screen_get_vendor
;
711 pscreen
->get_compiler_options
= v3d_screen_get_compiler_options
;
712 pscreen
->query_dmabuf_modifiers
= v3d_screen_query_dmabuf_modifiers
;
718 ralloc_free(pscreen
);