2 * Copyright (c) 2014-2015 Advanced Micro Devices, Inc.
5 * For use for simulation and test purposes only
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions are met:
10 * 1. Redistributions of source code must retain the above copyright notice,
11 * this list of conditions and the following disclaimer.
13 * 2. Redistributions in binary form must reproduce the above copyright notice,
14 * this list of conditions and the following disclaimer in the documentation
15 * and/or other materials provided with the distribution.
17 * 3. Neither the name of the copyright holder nor the names of its contributors
18 * may be used to endorse or promote products derived from this software
19 * without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31 * POSSIBILITY OF SUCH DAMAGE.
33 * Author: John Kalamatianos, Sooraj Puthoor
36 #ifndef __GLOBAL_MEMORY_PIPELINE_HH__
37 #define __GLOBAL_MEMORY_PIPELINE_HH__
42 #include "gpu-compute/misc.hh"
43 #include "params/ComputeUnit.hh"
44 #include "sim/stats.hh"
47 * @file global_memory_pipeline.hh
49 * The global memory pipeline issues newly created global memory packets
50 * from the pipeline to DTLB. The exec() method of the memory packet issues
51 * the packet to the DTLB if there is space available in the return fifo.
52 * This stage also retires previously issued loads and stores that have
53 * returned from the memory sub-system.
58 class GlobalMemPipeline
61 GlobalMemPipeline(const ComputeUnitParams *params);
62 void init(ComputeUnit *cu);
65 template<typename c0, typename c1> void doGmReturn(GPUDynInstPtr m);
67 std::queue<GPUDynInstPtr> &getGMReqFIFO() { return gmIssuedRequests; }
68 std::queue<GPUDynInstPtr> &getGMStRespFIFO() { return gmReturnedStores; }
69 std::queue<GPUDynInstPtr> &getGMLdRespFIFO() { return gmReturnedLoads; }
72 isGMLdRespFIFOWrRdy() const
74 return gmReturnedLoads.size() < gmQueueSize;
78 isGMStRespFIFOWrRdy() const
80 return gmReturnedStores.size() < gmQueueSize;
84 isGMReqFIFOWrRdy(uint32_t pendReqs=0) const
86 return (gmIssuedRequests.size() + pendReqs) < gmQueueSize;
89 const std::string &name() const { return _name; }
93 ComputeUnit *computeUnit;
97 // number of cycles of delaying the update of a VGPR that is the
98 // target of a load instruction (or the load component of an atomic)
99 // The delay is due to VRF bank conflicts
100 Stats::Scalar loadVrfBankConflictCycles;
101 // Counters to track the inflight loads and stores
102 // so that we can provide the proper backpressure
103 // on the number of inflight memory operations.
107 // The size of global memory.
110 // Global Memory Request FIFO: all global memory requests
111 // are issued to this FIFO from the memory pipelines
112 std::queue<GPUDynInstPtr> gmIssuedRequests;
114 // Globa Store Response FIFO: all responses of global memory
115 // stores are sent to this FIFO from TCP
116 std::queue<GPUDynInstPtr> gmReturnedStores;
118 // Global Load Response FIFO: all responses of global memory
119 // loads are sent to this FIFO from TCP
120 std::queue<GPUDynInstPtr> gmReturnedLoads;
123 #endif // __GLOBAL_MEMORY_PIPELINE_HH__