projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
intel/ir: Uncomment definition of several unused hardware opcodes.
[mesa.git] / src / intel / compiler / brw_eu_defines.h
1 /*
2 Copyright (C) Intel Corp. 2006. All Rights Reserved.
3 Intel funded Tungsten Graphics to
4 develop this 3D driver.
5
6 Permission is hereby granted, free of charge, to any person obtaining
7 a copy of this software and associated documentation files (the
8 "Software"), to deal in the Software without restriction, including
9 without limitation the rights to use, copy, modify, merge, publish,
10 distribute, sublicense, and/or sell copies of the Software, and to
11 permit persons to whom the Software is furnished to do so, subject to
12 the following conditions:
13
14 The above copyright notice and this permission notice (including the
15 next paragraph) shall be included in all copies or substantial
16 portions of the Software.
17
18 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
19 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
20 MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
21 IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
22 LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
23 OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
24 WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
25
26 **********************************************************************/
27 /*
28 * Authors:
29 * Keith Whitwell <keithw@vmware.com>
30 */
31
32 #ifndef BRW_EU_DEFINES_H
33 #define BRW_EU_DEFINES_H
34
35 #include "util/macros.h"
36
37 /* The following hunk, up-to "Execution Unit" is used by both the
38 * intel/compiler and i965 codebase. */
39
40 #define INTEL_MASK(high, low) (((1u<<((high)-(low)+1))-1)<<(low))
41 /* Using the GNU statement expression extension */
42 #define SET_FIELD(value, field) \
43 ({ \
44 uint32_t fieldval = (value) << field ## _SHIFT; \
45 assert((fieldval & ~ field ## _MASK) == 0); \
46 fieldval & field ## _MASK; \
47 })
48
49 #define SET_BITS(value, high, low) \
50 ({ \
51 const uint32_t fieldval = (value) << (low); \
52 assert((fieldval & ~INTEL_MASK(high, low)) == 0); \
53 fieldval & INTEL_MASK(high, low); \
54 })
55
56 #define GET_BITS(data, high, low) ((data & INTEL_MASK((high), (low))) >> (low))
57 #define GET_FIELD(word, field) (((word) & field ## _MASK) >> field ## _SHIFT)
58
59 #define _3DPRIM_POINTLIST 0x01
60 #define _3DPRIM_LINELIST 0x02
61 #define _3DPRIM_LINESTRIP 0x03
62 #define _3DPRIM_TRILIST 0x04
63 #define _3DPRIM_TRISTRIP 0x05
64 #define _3DPRIM_TRIFAN 0x06
65 #define _3DPRIM_QUADLIST 0x07
66 #define _3DPRIM_QUADSTRIP 0x08
67 #define _3DPRIM_LINELIST_ADJ 0x09 /* G45+ */
68 #define _3DPRIM_LINESTRIP_ADJ 0x0A /* G45+ */
69 #define _3DPRIM_TRILIST_ADJ 0x0B /* G45+ */
70 #define _3DPRIM_TRISTRIP_ADJ 0x0C /* G45+ */
71 #define _3DPRIM_TRISTRIP_REVERSE 0x0D
72 #define _3DPRIM_POLYGON 0x0E
73 #define _3DPRIM_RECTLIST 0x0F
74 #define _3DPRIM_LINELOOP 0x10
75 #define _3DPRIM_POINTLIST_BF 0x11
76 #define _3DPRIM_LINESTRIP_CONT 0x12
77 #define _3DPRIM_LINESTRIP_BF 0x13
78 #define _3DPRIM_LINESTRIP_CONT_BF 0x14
79 #define _3DPRIM_TRIFAN_NOSTIPPLE 0x16
80 #define _3DPRIM_PATCHLIST(n) ({ assert(n > 0 && n <= 32); 0x20 + (n - 1); })
81
82 /* Bitfields for the URB_WRITE message, DW2 of message header: */
83 #define URB_WRITE_PRIM_END 0x1
84 #define URB_WRITE_PRIM_START 0x2
85 #define URB_WRITE_PRIM_TYPE_SHIFT 2
86
87 #define BRW_SPRITE_POINT_ENABLE 16
88
89 # define GEN7_GS_CONTROL_DATA_FORMAT_GSCTL_CUT 0
90 # define GEN7_GS_CONTROL_DATA_FORMAT_GSCTL_SID 1
91
92 /* Execution Unit (EU) defines
93 */
94
95 #define BRW_ALIGN_1 0
96 #define BRW_ALIGN_16 1
97
98 #define BRW_ADDRESS_DIRECT 0
99 #define BRW_ADDRESS_REGISTER_INDIRECT_REGISTER 1
100
101 #define BRW_CHANNEL_X 0
102 #define BRW_CHANNEL_Y 1
103 #define BRW_CHANNEL_Z 2
104 #define BRW_CHANNEL_W 3
105
106 enum brw_compression {
107 BRW_COMPRESSION_NONE = 0,
108 BRW_COMPRESSION_2NDHALF = 1,
109 BRW_COMPRESSION_COMPRESSED = 2,
110 };
111
112 #define GEN6_COMPRESSION_1Q 0
113 #define GEN6_COMPRESSION_2Q 1
114 #define GEN6_COMPRESSION_3Q 2
115 #define GEN6_COMPRESSION_4Q 3
116 #define GEN6_COMPRESSION_1H 0
117 #define GEN6_COMPRESSION_2H 2
118
119 enum PACKED brw_conditional_mod {
120 BRW_CONDITIONAL_NONE = 0,
121 BRW_CONDITIONAL_Z = 1,
122 BRW_CONDITIONAL_NZ = 2,
123 BRW_CONDITIONAL_EQ = 1, /* Z */
124 BRW_CONDITIONAL_NEQ = 2, /* NZ */
125 BRW_CONDITIONAL_G = 3,
126 BRW_CONDITIONAL_GE = 4,
127 BRW_CONDITIONAL_L = 5,
128 BRW_CONDITIONAL_LE = 6,
129 BRW_CONDITIONAL_R = 7, /* Gen <= 5 */
130 BRW_CONDITIONAL_O = 8,
131 BRW_CONDITIONAL_U = 9,
132 };
133
134 #define BRW_DEBUG_NONE 0
135 #define BRW_DEBUG_BREAKPOINT 1
136
137 #define BRW_DEPENDENCY_NORMAL 0
138 #define BRW_DEPENDENCY_NOTCLEARED 1
139 #define BRW_DEPENDENCY_NOTCHECKED 2
140 #define BRW_DEPENDENCY_DISABLE 3
141
142 enum PACKED brw_execution_size {
143 BRW_EXECUTE_1 = 0,
144 BRW_EXECUTE_2 = 1,
145 BRW_EXECUTE_4 = 2,
146 BRW_EXECUTE_8 = 3,
147 BRW_EXECUTE_16 = 4,
148 BRW_EXECUTE_32 = 5,
149 };
150
151 enum PACKED brw_horizontal_stride {
152 BRW_HORIZONTAL_STRIDE_0 = 0,
153 BRW_HORIZONTAL_STRIDE_1 = 1,
154 BRW_HORIZONTAL_STRIDE_2 = 2,
155 BRW_HORIZONTAL_STRIDE_4 = 3,
156 };
157
158 enum PACKED gen10_align1_3src_src_horizontal_stride {
159 BRW_ALIGN1_3SRC_SRC_HORIZONTAL_STRIDE_0 = 0,
160 BRW_ALIGN1_3SRC_SRC_HORIZONTAL_STRIDE_1 = 1,
161 BRW_ALIGN1_3SRC_SRC_HORIZONTAL_STRIDE_2 = 2,
162 BRW_ALIGN1_3SRC_SRC_HORIZONTAL_STRIDE_4 = 3,
163 };
164
165 enum PACKED gen10_align1_3src_dst_horizontal_stride {
166 BRW_ALIGN1_3SRC_DST_HORIZONTAL_STRIDE_1 = 0,
167 BRW_ALIGN1_3SRC_DST_HORIZONTAL_STRIDE_2 = 1,
168 };
169
170 #define BRW_INSTRUCTION_NORMAL 0
171 #define BRW_INSTRUCTION_SATURATE 1
172
173 #define BRW_MASK_ENABLE 0
174 #define BRW_MASK_DISABLE 1
175
176 /** @{
177 *
178 * Gen6 has replaced "mask enable/disable" with WECtrl, which is
179 * effectively the same but much simpler to think about. Now, there
180 * are two contributors ANDed together to whether channels are
181 * executed: The predication on the instruction, and the channel write
182 * enable.
183 */
184 /**
185 * This is the default value. It means that a channel's write enable is set
186 * if the per-channel IP is pointing at this instruction.
187 */
188 #define BRW_WE_NORMAL 0
189 /**
190 * This is used like BRW_MASK_DISABLE, and causes all channels to have
191 * their write enable set. Note that predication still contributes to
192 * whether the channel actually gets written.
193 */
194 #define BRW_WE_ALL 1
195 /** @} */
196
197 enum opcode {
198 /* These are the actual hardware opcodes. */
199 BRW_OPCODE_ILLEGAL = 0,
200 BRW_OPCODE_MOV = 1,
201 BRW_OPCODE_SEL = 2,
202 BRW_OPCODE_MOVI = 3, /**< G45+ */
203 BRW_OPCODE_NOT = 4,
204 BRW_OPCODE_AND = 5,
205 BRW_OPCODE_OR = 6,
206 BRW_OPCODE_XOR = 7,
207 BRW_OPCODE_SHR = 8,
208 BRW_OPCODE_SHL = 9,
209 BRW_OPCODE_DIM = 10, /**< Gen7.5 only */ /* Reused */
210 BRW_OPCODE_SMOV = 10, /**< Gen8+ */ /* Reused */
211 /* Reserved - 11 */
212 BRW_OPCODE_ASR = 12,
213 /* Reserved - 13-15 */
214 BRW_OPCODE_CMP = 16,
215 BRW_OPCODE_CMPN = 17,
216 BRW_OPCODE_CSEL = 18, /**< Gen8+ */
217 BRW_OPCODE_F32TO16 = 19, /**< Gen7 only */
218 BRW_OPCODE_F16TO32 = 20, /**< Gen7 only */
219 /* Reserved - 21-22 */
220 BRW_OPCODE_BFREV = 23, /**< Gen7+ */
221 BRW_OPCODE_BFE = 24, /**< Gen7+ */
222 BRW_OPCODE_BFI1 = 25, /**< Gen7+ */
223 BRW_OPCODE_BFI2 = 26, /**< Gen7+ */
224 /* Reserved - 27-31 */
225 BRW_OPCODE_JMPI = 32,
226 BRW_OPCODE_BRD = 33, /**< Gen7+ */
227 BRW_OPCODE_IF = 34,
228 BRW_OPCODE_IFF = 35, /**< Pre-Gen6 */ /* Reused */
229 BRW_OPCODE_BRC = 35, /**< Gen7+ */ /* Reused */
230 BRW_OPCODE_ELSE = 36,
231 BRW_OPCODE_ENDIF = 37,
232 BRW_OPCODE_DO = 38, /**< Pre-Gen6 */ /* Reused */
233 BRW_OPCODE_CASE = 38, /**< Gen6 only */ /* Reused */
234 BRW_OPCODE_WHILE = 39,
235 BRW_OPCODE_BREAK = 40,
236 BRW_OPCODE_CONTINUE = 41,
237 BRW_OPCODE_HALT = 42,
238 BRW_OPCODE_CALLA = 43, /**< Gen7.5+ */
239 BRW_OPCODE_MSAVE = 44, /**< Pre-Gen6 */ /* Reused */
240 BRW_OPCODE_CALL = 44, /**< Gen6+ */ /* Reused */
241 BRW_OPCODE_MREST = 45, /**< Pre-Gen6 */ /* Reused */
242 BRW_OPCODE_RET = 45, /**< Gen6+ */ /* Reused */
243 BRW_OPCODE_PUSH = 46, /**< Pre-Gen6 */ /* Reused */
244 BRW_OPCODE_FORK = 46, /**< Gen6 only */ /* Reused */
245 BRW_OPCODE_GOTO = 46, /**< Gen8+ */ /* Reused */
246 BRW_OPCODE_POP = 47, /**< Pre-Gen6 */
247 BRW_OPCODE_WAIT = 48,
248 BRW_OPCODE_SEND = 49,
249 BRW_OPCODE_SENDC = 50,
250 BRW_OPCODE_SENDS = 51, /**< Gen9+ */
251 BRW_OPCODE_SENDSC = 52, /**< Gen9+ */
252 /* Reserved 53-55 */
253 BRW_OPCODE_MATH = 56, /**< Gen6+ */
254 /* Reserved 57-63 */
255 BRW_OPCODE_ADD = 64,
256 BRW_OPCODE_MUL = 65,
257 BRW_OPCODE_AVG = 66,
258 BRW_OPCODE_FRC = 67,
259 BRW_OPCODE_RNDU = 68,
260 BRW_OPCODE_RNDD = 69,
261 BRW_OPCODE_RNDE = 70,
262 BRW_OPCODE_RNDZ = 71,
263 BRW_OPCODE_MAC = 72,
264 BRW_OPCODE_MACH = 73,
265 BRW_OPCODE_LZD = 74,
266 BRW_OPCODE_FBH = 75, /**< Gen7+ */
267 BRW_OPCODE_FBL = 76, /**< Gen7+ */
268 BRW_OPCODE_CBIT = 77, /**< Gen7+ */
269 BRW_OPCODE_ADDC = 78, /**< Gen7+ */
270 BRW_OPCODE_SUBB = 79, /**< Gen7+ */
271 BRW_OPCODE_SAD2 = 80,
272 BRW_OPCODE_SADA2 = 81,
273 /* Reserved 82-83 */
274 BRW_OPCODE_DP4 = 84,
275 BRW_OPCODE_DPH = 85,
276 BRW_OPCODE_DP3 = 86,
277 BRW_OPCODE_DP2 = 87,
278 /* Reserved 88 */
279 BRW_OPCODE_LINE = 89,
280 BRW_OPCODE_PLN = 90, /**< G45+ */
281 BRW_OPCODE_MAD = 91, /**< Gen6+ */
282 BRW_OPCODE_LRP = 92, /**< Gen6+ */
283 BRW_OPCODE_MADM = 93, /**< Gen8+ */
284 /* Reserved 94-124 */
285 BRW_OPCODE_NENOP = 125, /**< G45 only */
286 BRW_OPCODE_NOP = 126,
287 /* Reserved 127 */
288
289 /* These are compiler backend opcodes that get translated into other
290 * instructions.
291 */
292 FS_OPCODE_FB_WRITE = 128,
293
294 /**
295 * Same as FS_OPCODE_FB_WRITE but expects its arguments separately as
296 * individual sources instead of as a single payload blob. The
297 * position/ordering of the arguments are defined by the enum
298 * fb_write_logical_srcs.
299 */
300 FS_OPCODE_FB_WRITE_LOGICAL,
301
302 FS_OPCODE_REP_FB_WRITE,
303
304 FS_OPCODE_FB_READ,
305 FS_OPCODE_FB_READ_LOGICAL,
306
307 SHADER_OPCODE_RCP,
308 SHADER_OPCODE_RSQ,
309 SHADER_OPCODE_SQRT,
310 SHADER_OPCODE_EXP2,
311 SHADER_OPCODE_LOG2,
312 SHADER_OPCODE_POW,
313 SHADER_OPCODE_INT_QUOTIENT,
314 SHADER_OPCODE_INT_REMAINDER,
315 SHADER_OPCODE_SIN,
316 SHADER_OPCODE_COS,
317
318 /**
319 * Texture sampling opcodes.
320 *
321 * LOGICAL opcodes are eventually translated to the matching non-LOGICAL
322 * opcode but instead of taking a single payload blob they expect their
323 * arguments separately as individual sources. The position/ordering of the
324 * arguments are defined by the enum tex_logical_srcs.
325 */
326 SHADER_OPCODE_TEX,
327 SHADER_OPCODE_TEX_LOGICAL,
328 SHADER_OPCODE_TXD,
329 SHADER_OPCODE_TXD_LOGICAL,
330 SHADER_OPCODE_TXF,
331 SHADER_OPCODE_TXF_LOGICAL,
332 SHADER_OPCODE_TXF_LZ,
333 SHADER_OPCODE_TXL,
334 SHADER_OPCODE_TXL_LOGICAL,
335 SHADER_OPCODE_TXL_LZ,
336 SHADER_OPCODE_TXS,
337 SHADER_OPCODE_TXS_LOGICAL,
338 FS_OPCODE_TXB,
339 FS_OPCODE_TXB_LOGICAL,
340 SHADER_OPCODE_TXF_CMS,
341 SHADER_OPCODE_TXF_CMS_LOGICAL,
342 SHADER_OPCODE_TXF_CMS_W,
343 SHADER_OPCODE_TXF_CMS_W_LOGICAL,
344 SHADER_OPCODE_TXF_UMS,
345 SHADER_OPCODE_TXF_UMS_LOGICAL,
346 SHADER_OPCODE_TXF_MCS,
347 SHADER_OPCODE_TXF_MCS_LOGICAL,
348 SHADER_OPCODE_LOD,
349 SHADER_OPCODE_LOD_LOGICAL,
350 SHADER_OPCODE_TG4,
351 SHADER_OPCODE_TG4_LOGICAL,
352 SHADER_OPCODE_TG4_OFFSET,
353 SHADER_OPCODE_TG4_OFFSET_LOGICAL,
354 SHADER_OPCODE_SAMPLEINFO,
355 SHADER_OPCODE_SAMPLEINFO_LOGICAL,
356
357 /**
358 * Combines multiple sources of size 1 into a larger virtual GRF.
359 * For example, parameters for a send-from-GRF message. Or, updating
360 * channels of a size 4 VGRF used to store vec4s such as texturing results.
361 *
362 * This will be lowered into MOVs from each source to consecutive offsets
363 * of the destination VGRF.
364 *
365 * src[0] may be BAD_FILE. If so, the lowering pass skips emitting the MOV,
366 * but still reserves the first channel of the destination VGRF. This can be
367 * used to reserve space for, say, a message header set up by the generators.
368 */
369 SHADER_OPCODE_LOAD_PAYLOAD,
370
371 /**
372 * Packs a number of sources into a single value. Unlike LOAD_PAYLOAD, this
373 * acts intra-channel, obtaining the final value for each channel by
374 * combining the sources values for the same channel, the first source
375 * occupying the lowest bits and the last source occupying the highest
376 * bits.
377 */
378 FS_OPCODE_PACK,
379
380 SHADER_OPCODE_SHADER_TIME_ADD,
381
382 /**
383 * Typed and untyped surface access opcodes.
384 *
385 * LOGICAL opcodes are eventually translated to the matching non-LOGICAL
386 * opcode but instead of taking a single payload blob they expect their
387 * arguments separately as individual sources:
388 *
389 * Source 0: [required] Surface coordinates.
390 * Source 1: [optional] Operation source.
391 * Source 2: [required] Surface index.
392 * Source 3: [required] Number of coordinate components (as UD immediate).
393 * Source 4: [required] Opcode-specific control immediate, same as source 2
394 * of the matching non-LOGICAL opcode.
395 */
396 SHADER_OPCODE_UNTYPED_ATOMIC,
397 SHADER_OPCODE_UNTYPED_ATOMIC_LOGICAL,
398 SHADER_OPCODE_UNTYPED_SURFACE_READ,
399 SHADER_OPCODE_UNTYPED_SURFACE_READ_LOGICAL,
400 SHADER_OPCODE_UNTYPED_SURFACE_WRITE,
401 SHADER_OPCODE_UNTYPED_SURFACE_WRITE_LOGICAL,
402
403 SHADER_OPCODE_TYPED_ATOMIC,
404 SHADER_OPCODE_TYPED_ATOMIC_LOGICAL,
405 SHADER_OPCODE_TYPED_SURFACE_READ,
406 SHADER_OPCODE_TYPED_SURFACE_READ_LOGICAL,
407 SHADER_OPCODE_TYPED_SURFACE_WRITE,
408 SHADER_OPCODE_TYPED_SURFACE_WRITE_LOGICAL,
409
410 SHADER_OPCODE_RND_MODE,
411
412 /**
413 * Byte scattered write/read opcodes.
414 *
415 * LOGICAL opcodes are eventually translated to the matching non-LOGICAL
416 * opcode, but instead of taking a single payload blog they expect their
417 * arguments separately as individual sources, like untyped write/read.
418 */
419 SHADER_OPCODE_BYTE_SCATTERED_READ,
420 SHADER_OPCODE_BYTE_SCATTERED_READ_LOGICAL,
421 SHADER_OPCODE_BYTE_SCATTERED_WRITE,
422 SHADER_OPCODE_BYTE_SCATTERED_WRITE_LOGICAL,
423
424 SHADER_OPCODE_MEMORY_FENCE,
425
426 SHADER_OPCODE_GEN4_SCRATCH_READ,
427 SHADER_OPCODE_GEN4_SCRATCH_WRITE,
428 SHADER_OPCODE_GEN7_SCRATCH_READ,
429
430 /**
431 * Gen8+ SIMD8 URB Read messages.
432 */
433 SHADER_OPCODE_URB_READ_SIMD8,
434 SHADER_OPCODE_URB_READ_SIMD8_PER_SLOT,
435
436 SHADER_OPCODE_URB_WRITE_SIMD8,
437 SHADER_OPCODE_URB_WRITE_SIMD8_PER_SLOT,
438 SHADER_OPCODE_URB_WRITE_SIMD8_MASKED,
439 SHADER_OPCODE_URB_WRITE_SIMD8_MASKED_PER_SLOT,
440
441 /**
442 * Return the index of an arbitrary live channel (i.e. one of the channels
443 * enabled in the current execution mask) and assign it to the first
444 * component of the destination. Expected to be used as input for the
445 * BROADCAST pseudo-opcode.
446 */
447 SHADER_OPCODE_FIND_LIVE_CHANNEL,
448
449 /**
450 * Pick the channel from its first source register given by the index
451 * specified as second source. Useful for variable indexing of surfaces.
452 *
453 * Note that because the result of this instruction is by definition
454 * uniform and it can always be splatted to multiple channels using a
455 * scalar regioning mode, only the first channel of the destination region
456 * is guaranteed to be updated, which implies that BROADCAST instructions
457 * should usually be marked force_writemask_all.
458 */
459 SHADER_OPCODE_BROADCAST,
460
461 /* Pick the channel from its first source register given by the index
462 * specified as second source.
463 *
464 * This is similar to the BROADCAST instruction except that it takes a
465 * dynamic index and potentially puts a different value in each output
466 * channel.
467 */
468 SHADER_OPCODE_SHUFFLE,
469
470 /* Select between src0 and src1 based on channel enables.
471 *
472 * This instruction copies src0 into the enabled channels of the
473 * destination and copies src1 into the disabled channels.
474 */
475 SHADER_OPCODE_SEL_EXEC,
476
477 /* This turns into an align16 mov from src0 to dst with a swizzle
478 * provided as an immediate in src1.
479 */
480 SHADER_OPCODE_QUAD_SWIZZLE,
481
482 /* Take every Nth element in src0 and broadcast it to the group of N
483 * channels in which it lives in the destination. The offset within the
484 * cluster is given by src1 and the cluster size is given by src2.
485 */
486 SHADER_OPCODE_CLUSTER_BROADCAST,
487
488 SHADER_OPCODE_GET_BUFFER_SIZE,
489
490 SHADER_OPCODE_INTERLOCK,
491
492 VEC4_OPCODE_MOV_BYTES,
493 VEC4_OPCODE_PACK_BYTES,
494 VEC4_OPCODE_UNPACK_UNIFORM,
495 VEC4_OPCODE_DOUBLE_TO_F32,
496 VEC4_OPCODE_DOUBLE_TO_D32,
497 VEC4_OPCODE_DOUBLE_TO_U32,
498 VEC4_OPCODE_TO_DOUBLE,
499 VEC4_OPCODE_PICK_LOW_32BIT,
500 VEC4_OPCODE_PICK_HIGH_32BIT,
501 VEC4_OPCODE_SET_LOW_32BIT,
502 VEC4_OPCODE_SET_HIGH_32BIT,
503
504 FS_OPCODE_DDX_COARSE,
505 FS_OPCODE_DDX_FINE,
506 /**
507 * Compute dFdy(), dFdyCoarse(), or dFdyFine().
508 */
509 FS_OPCODE_DDY_COARSE,
510 FS_OPCODE_DDY_FINE,
511 FS_OPCODE_LINTERP,
512 FS_OPCODE_PIXEL_X,
513 FS_OPCODE_PIXEL_Y,
514 FS_OPCODE_UNIFORM_PULL_CONSTANT_LOAD,
515 FS_OPCODE_UNIFORM_PULL_CONSTANT_LOAD_GEN7,
516 FS_OPCODE_VARYING_PULL_CONSTANT_LOAD_GEN4,
517 FS_OPCODE_VARYING_PULL_CONSTANT_LOAD_GEN7,
518 FS_OPCODE_VARYING_PULL_CONSTANT_LOAD_LOGICAL,
519 FS_OPCODE_DISCARD_JUMP,
520 FS_OPCODE_SET_SAMPLE_ID,
521 FS_OPCODE_PACK_HALF_2x16_SPLIT,
522 FS_OPCODE_UNPACK_HALF_2x16_SPLIT_X,
523 FS_OPCODE_UNPACK_HALF_2x16_SPLIT_Y,
524 FS_OPCODE_PLACEHOLDER_HALT,
525 FS_OPCODE_INTERPOLATE_AT_SAMPLE,
526 FS_OPCODE_INTERPOLATE_AT_SHARED_OFFSET,
527 FS_OPCODE_INTERPOLATE_AT_PER_SLOT_OFFSET,
528
529 VS_OPCODE_URB_WRITE,
530 VS_OPCODE_PULL_CONSTANT_LOAD,
531 VS_OPCODE_PULL_CONSTANT_LOAD_GEN7,
532 VS_OPCODE_SET_SIMD4X2_HEADER_GEN9,
533
534 VS_OPCODE_UNPACK_FLAGS_SIMD4X2,
535
536 /**
537 * Write geometry shader output data to the URB.
538 *
539 * Unlike VS_OPCODE_URB_WRITE, this opcode doesn't do an implied move from
540 * R0 to the first MRF. This allows the geometry shader to override the
541 * "Slot {0,1} Offset" fields in the message header.
542 */
543 GS_OPCODE_URB_WRITE,
544
545 /**
546 * Write geometry shader output data to the URB and request a new URB
547 * handle (gen6).
548 *
549 * This opcode doesn't do an implied move from R0 to the first MRF.
550 */
551 GS_OPCODE_URB_WRITE_ALLOCATE,
552
553 /**
554 * Terminate the geometry shader thread by doing an empty URB write.
555 *
556 * This opcode doesn't do an implied move from R0 to the first MRF. This
557 * allows the geometry shader to override the "GS Number of Output Vertices
558 * for Slot {0,1}" fields in the message header.
559 */
560 GS_OPCODE_THREAD_END,
561
562 /**
563 * Set the "Slot {0,1} Offset" fields of a URB_WRITE message header.
564 *
565 * - dst is the MRF containing the message header.
566 *
567 * - src0.x indicates which portion of the URB should be written to (e.g. a
568 * vertex number)
569 *
570 * - src1 is an immediate multiplier which will be applied to src0
571 * (e.g. the size of a single vertex in the URB).
572 *
573 * Note: the hardware will apply this offset *in addition to* the offset in
574 * vec4_instruction::offset.
575 */
576 GS_OPCODE_SET_WRITE_OFFSET,
577
578 /**
579 * Set the "GS Number of Output Vertices for Slot {0,1}" fields of a
580 * URB_WRITE message header.
581 *
582 * - dst is the MRF containing the message header.
583 *
584 * - src0.x is the vertex count. The upper 16 bits will be ignored.
585 */
586 GS_OPCODE_SET_VERTEX_COUNT,
587
588 /**
589 * Set DWORD 2 of dst to the value in src.
590 */
591 GS_OPCODE_SET_DWORD_2,
592
593 /**
594 * Prepare the dst register for storage in the "Channel Mask" fields of a
595 * URB_WRITE message header.
596 *
597 * DWORD 4 of dst is shifted left by 4 bits, so that later,
598 * GS_OPCODE_SET_CHANNEL_MASKS can OR DWORDs 0 and 4 together to form the
599 * final channel mask.
600 *
601 * Note: since GS_OPCODE_SET_CHANNEL_MASKS ORs DWORDs 0 and 4 together to
602 * form the final channel mask, DWORDs 0 and 4 of the dst register must not
603 * have any extraneous bits set prior to execution of this opcode (that is,
604 * they should be in the range 0x0 to 0xf).
605 */
606 GS_OPCODE_PREPARE_CHANNEL_MASKS,
607
608 /**
609 * Set the "Channel Mask" fields of a URB_WRITE message header.
610 *
611 * - dst is the MRF containing the message header.
612 *
613 * - src.x is the channel mask, as prepared by
614 * GS_OPCODE_PREPARE_CHANNEL_MASKS. DWORDs 0 and 4 are OR'ed together to
615 * form the final channel mask.
616 */
617 GS_OPCODE_SET_CHANNEL_MASKS,
618
619 /**
620 * Get the "Instance ID" fields from the payload.
621 *
622 * - dst is the GRF for gl_InvocationID.
623 */
624 GS_OPCODE_GET_INSTANCE_ID,
625
626 /**
627 * Send a FF_SYNC message to allocate initial URB handles (gen6).
628 *
629 * - dst will be used as the writeback register for the FF_SYNC operation.
630 *
631 * - src0 is the number of primitives written.
632 *
633 * - src1 is the value to hold in M0.0: number of SO vertices to write
634 * and number of SO primitives needed. Its value will be overwritten
635 * with the SVBI values if transform feedback is enabled.
636 *
637 * Note: This opcode uses an implicit MRF register for the ff_sync message
638 * header, so the caller is expected to set inst->base_mrf and initialize
639 * that MRF register to r0. This opcode will also write to this MRF register
640 * to include the allocated URB handle so it can then be reused directly as
641 * the header in the URB write operation we are allocating the handle for.
642 */
643 GS_OPCODE_FF_SYNC,
644
645 /**
646 * Move r0.1 (which holds PrimitiveID information in gen6) to a separate
647 * register.
648 *
649 * - dst is the GRF where PrimitiveID information will be moved.
650 */
651 GS_OPCODE_SET_PRIMITIVE_ID,
652
653 /**
654 * Write transform feedback data to the SVB by sending a SVB WRITE message.
655 * Used in gen6.
656 *
657 * - dst is the MRF register containing the message header.
658 *
659 * - src0 is the register where the vertex data is going to be copied from.
660 *
661 * - src1 is the destination register when write commit occurs.
662 */
663 GS_OPCODE_SVB_WRITE,
664
665 /**
666 * Set destination index in the SVB write message payload (M0.5). Used
667 * in gen6 for transform feedback.
668 *
669 * - dst is the header to save the destination indices for SVB WRITE.
670 * - src is the register that holds the destination indices value.
671 */
672 GS_OPCODE_SVB_SET_DST_INDEX,
673
674 /**
675 * Prepare Mx.0 subregister for being used in the FF_SYNC message header.
676 * Used in gen6 for transform feedback.
677 *
678 * - dst will hold the register with the final Mx.0 value.
679 *
680 * - src0 has the number of vertices emitted in SO (NumSOVertsToWrite)
681 *
682 * - src1 has the number of needed primitives for SO (NumSOPrimsNeeded)
683 *
684 * - src2 is the value to hold in M0: number of SO vertices to write
685 * and number of SO primitives needed.
686 */
687 GS_OPCODE_FF_SYNC_SET_PRIMITIVES,
688
689 /**
690 * Terminate the compute shader.
691 */
692 CS_OPCODE_CS_TERMINATE,
693
694 /**
695 * GLSL barrier()
696 */
697 SHADER_OPCODE_BARRIER,
698
699 /**
700 * Calculate the high 32-bits of a 32x32 multiply.
701 */
702 SHADER_OPCODE_MULH,
703
704 /**
705 * A MOV that uses VxH indirect addressing.
706 *
707 * Source 0: A register to start from (HW_REG).
708 * Source 1: An indirect offset (in bytes, UD GRF).
709 * Source 2: The length of the region that could be accessed (in bytes,
710 * UD immediate).
711 */
712 SHADER_OPCODE_MOV_INDIRECT,
713
714 VEC4_OPCODE_URB_READ,
715 TCS_OPCODE_GET_INSTANCE_ID,
716 TCS_OPCODE_URB_WRITE,
717 TCS_OPCODE_SET_INPUT_URB_OFFSETS,
718 TCS_OPCODE_SET_OUTPUT_URB_OFFSETS,
719 TCS_OPCODE_GET_PRIMITIVE_ID,
720 TCS_OPCODE_CREATE_BARRIER_HEADER,
721 TCS_OPCODE_SRC0_010_IS_ZERO,
722 TCS_OPCODE_RELEASE_INPUT,
723 TCS_OPCODE_THREAD_END,
724
725 TES_OPCODE_GET_PRIMITIVE_ID,
726 TES_OPCODE_CREATE_INPUT_READ_HEADER,
727 TES_OPCODE_ADD_INDIRECT_URB_OFFSET,
728 };
729
730 enum brw_urb_write_flags {
731 BRW_URB_WRITE_NO_FLAGS = 0,
732
733 /**
734 * Causes a new URB entry to be allocated, and its address stored in the
735 * destination register (gen < 7).
736 */
737 BRW_URB_WRITE_ALLOCATE = 0x1,
738
739 /**
740 * Causes the current URB entry to be deallocated (gen < 7).
741 */
742 BRW_URB_WRITE_UNUSED = 0x2,
743
744 /**
745 * Causes the thread to terminate.
746 */
747 BRW_URB_WRITE_EOT = 0x4,
748
749 /**
750 * Indicates that the given URB entry is complete, and may be sent further
751 * down the 3D pipeline (gen < 7).
752 */
753 BRW_URB_WRITE_COMPLETE = 0x8,
754
755 /**
756 * Indicates that an additional offset (which may be different for the two
757 * vec4 slots) is stored in the message header (gen == 7).
758 */
759 BRW_URB_WRITE_PER_SLOT_OFFSET = 0x10,
760
761 /**
762 * Indicates that the channel masks in the URB_WRITE message header should
763 * not be overridden to 0xff (gen == 7).
764 */
765 BRW_URB_WRITE_USE_CHANNEL_MASKS = 0x20,
766
767 /**
768 * Indicates that the data should be sent to the URB using the
769 * URB_WRITE_OWORD message rather than URB_WRITE_HWORD (gen == 7). This
770 * causes offsets to be interpreted as multiples of an OWORD instead of an
771 * HWORD, and only allows one OWORD to be written.
772 */
773 BRW_URB_WRITE_OWORD = 0x40,
774
775 /**
776 * Convenient combination of flags: end the thread while simultaneously
777 * marking the given URB entry as complete.
778 */
779 BRW_URB_WRITE_EOT_COMPLETE = BRW_URB_WRITE_EOT | BRW_URB_WRITE_COMPLETE,
780
781 /**
782 * Convenient combination of flags: mark the given URB entry as complete
783 * and simultaneously allocate a new one.
784 */
785 BRW_URB_WRITE_ALLOCATE_COMPLETE =
786 BRW_URB_WRITE_ALLOCATE | BRW_URB_WRITE_COMPLETE,
787 };
788
789 enum fb_write_logical_srcs {
790 FB_WRITE_LOGICAL_SRC_COLOR0, /* REQUIRED */
791 FB_WRITE_LOGICAL_SRC_COLOR1, /* for dual source blend messages */
792 FB_WRITE_LOGICAL_SRC_SRC0_ALPHA,
793 FB_WRITE_LOGICAL_SRC_SRC_DEPTH, /* gl_FragDepth */
794 FB_WRITE_LOGICAL_SRC_DST_DEPTH, /* GEN4-5: passthrough from thread */
795 FB_WRITE_LOGICAL_SRC_SRC_STENCIL, /* gl_FragStencilRefARB */
796 FB_WRITE_LOGICAL_SRC_OMASK, /* Sample Mask (gl_SampleMask) */
797 FB_WRITE_LOGICAL_SRC_COMPONENTS, /* REQUIRED */
798 FB_WRITE_LOGICAL_NUM_SRCS
799 };
800
801 enum tex_logical_srcs {
802 /** Texture coordinates */
803 TEX_LOGICAL_SRC_COORDINATE,
804 /** Shadow comparator */
805 TEX_LOGICAL_SRC_SHADOW_C,
806 /** dPdx if the operation takes explicit derivatives, otherwise LOD value */
807 TEX_LOGICAL_SRC_LOD,
808 /** dPdy if the operation takes explicit derivatives */
809 TEX_LOGICAL_SRC_LOD2,
810 /** Sample index */
811 TEX_LOGICAL_SRC_SAMPLE_INDEX,
812 /** MCS data */
813 TEX_LOGICAL_SRC_MCS,
814 /** REQUIRED: Texture surface index */
815 TEX_LOGICAL_SRC_SURFACE,
816 /** Texture sampler index */
817 TEX_LOGICAL_SRC_SAMPLER,
818 /** Texel offset for gathers */
819 TEX_LOGICAL_SRC_TG4_OFFSET,
820 /** REQUIRED: Number of coordinate components (as UD immediate) */
821 TEX_LOGICAL_SRC_COORD_COMPONENTS,
822 /** REQUIRED: Number of derivative components (as UD immediate) */
823 TEX_LOGICAL_SRC_GRAD_COMPONENTS,
824
825 TEX_LOGICAL_NUM_SRCS,
826 };
827
828 #ifdef __cplusplus
829 /**
830 * Allow brw_urb_write_flags enums to be ORed together.
831 */
832 inline brw_urb_write_flags
833 operator|(brw_urb_write_flags x, brw_urb_write_flags y)
834 {
835 return static_cast<brw_urb_write_flags>(static_cast<int>(x) |
836 static_cast<int>(y));
837 }
838 #endif
839
840 enum PACKED brw_predicate {
841 BRW_PREDICATE_NONE = 0,
842 BRW_PREDICATE_NORMAL = 1,
843 BRW_PREDICATE_ALIGN1_ANYV = 2,
844 BRW_PREDICATE_ALIGN1_ALLV = 3,
845 BRW_PREDICATE_ALIGN1_ANY2H = 4,
846 BRW_PREDICATE_ALIGN1_ALL2H = 5,
847 BRW_PREDICATE_ALIGN1_ANY4H = 6,
848 BRW_PREDICATE_ALIGN1_ALL4H = 7,
849 BRW_PREDICATE_ALIGN1_ANY8H = 8,
850 BRW_PREDICATE_ALIGN1_ALL8H = 9,
851 BRW_PREDICATE_ALIGN1_ANY16H = 10,
852 BRW_PREDICATE_ALIGN1_ALL16H = 11,
853 BRW_PREDICATE_ALIGN1_ANY32H = 12,
854 BRW_PREDICATE_ALIGN1_ALL32H = 13,
855 BRW_PREDICATE_ALIGN16_REPLICATE_X = 2,
856 BRW_PREDICATE_ALIGN16_REPLICATE_Y = 3,
857 BRW_PREDICATE_ALIGN16_REPLICATE_Z = 4,
858 BRW_PREDICATE_ALIGN16_REPLICATE_W = 5,
859 BRW_PREDICATE_ALIGN16_ANY4H = 6,
860 BRW_PREDICATE_ALIGN16_ALL4H = 7,
861 };
862
863 enum PACKED brw_reg_file {
864 BRW_ARCHITECTURE_REGISTER_FILE = 0,
865 BRW_GENERAL_REGISTER_FILE = 1,
866 BRW_MESSAGE_REGISTER_FILE = 2,
867 BRW_IMMEDIATE_VALUE = 3,
868
869 ARF = BRW_ARCHITECTURE_REGISTER_FILE,
870 FIXED_GRF = BRW_GENERAL_REGISTER_FILE,
871 MRF = BRW_MESSAGE_REGISTER_FILE,
872 IMM = BRW_IMMEDIATE_VALUE,
873
874 /* These are not hardware values */
875 VGRF,
876 ATTR,
877 UNIFORM, /* prog_data->params[reg] */
878 BAD_FILE,
879 };
880
881 enum PACKED gen10_align1_3src_reg_file {
882 BRW_ALIGN1_3SRC_GENERAL_REGISTER_FILE = 0,
883 BRW_ALIGN1_3SRC_IMMEDIATE_VALUE = 1, /* src0, src2 */
884 BRW_ALIGN1_3SRC_ACCUMULATOR = 1, /* dest, src1 */
885 };
886
887 /* CNL adds Align1 support for 3-src instructions. Bit 35 of the instruction
888 * word is "Execution Datatype" which controls whether the instruction operates
889 * on float or integer types. The register arguments have fields that offer
890 * more fine control their respective types.
891 */
892 enum PACKED gen10_align1_3src_exec_type {
893 BRW_ALIGN1_3SRC_EXEC_TYPE_INT = 0,
894 BRW_ALIGN1_3SRC_EXEC_TYPE_FLOAT = 1,
895 };
896
897 #define BRW_ARF_NULL 0x00
898 #define BRW_ARF_ADDRESS 0x10
899 #define BRW_ARF_ACCUMULATOR 0x20
900 #define BRW_ARF_FLAG 0x30
901 #define BRW_ARF_MASK 0x40
902 #define BRW_ARF_MASK_STACK 0x50
903 #define BRW_ARF_MASK_STACK_DEPTH 0x60
904 #define BRW_ARF_STATE 0x70
905 #define BRW_ARF_CONTROL 0x80
906 #define BRW_ARF_NOTIFICATION_COUNT 0x90
907 #define BRW_ARF_IP 0xA0
908 #define BRW_ARF_TDR 0xB0
909 #define BRW_ARF_TIMESTAMP 0xC0
910
911 #define BRW_MRF_COMPR4 (1 << 7)
912
913 #define BRW_AMASK 0
914 #define BRW_IMASK 1
915 #define BRW_LMASK 2
916 #define BRW_CMASK 3
917
918
919
920 #define BRW_THREAD_NORMAL 0
921 #define BRW_THREAD_ATOMIC 1
922 #define BRW_THREAD_SWITCH 2
923
924 enum PACKED brw_vertical_stride {
925 BRW_VERTICAL_STRIDE_0 = 0,
926 BRW_VERTICAL_STRIDE_1 = 1,
927 BRW_VERTICAL_STRIDE_2 = 2,
928 BRW_VERTICAL_STRIDE_4 = 3,
929 BRW_VERTICAL_STRIDE_8 = 4,
930 BRW_VERTICAL_STRIDE_16 = 5,
931 BRW_VERTICAL_STRIDE_32 = 6,
932 BRW_VERTICAL_STRIDE_ONE_DIMENSIONAL = 0xF,
933 };
934
935 enum PACKED gen10_align1_3src_vertical_stride {
936 BRW_ALIGN1_3SRC_VERTICAL_STRIDE_0 = 0,
937 BRW_ALIGN1_3SRC_VERTICAL_STRIDE_2 = 1,
938 BRW_ALIGN1_3SRC_VERTICAL_STRIDE_4 = 2,
939 BRW_ALIGN1_3SRC_VERTICAL_STRIDE_8 = 3,
940 };
941
942 enum PACKED brw_width {
943 BRW_WIDTH_1 = 0,
944 BRW_WIDTH_2 = 1,
945 BRW_WIDTH_4 = 2,
946 BRW_WIDTH_8 = 3,
947 BRW_WIDTH_16 = 4,
948 };
949
950 /**
951 * Message target: Shared Function ID for where to SEND a message.
952 *
953 * These are enumerated in the ISA reference under "send - Send Message".
954 * In particular, see the following tables:
955 * - G45 PRM, Volume 4, Table 14-15 "Message Descriptor Definition"
956 * - Sandybridge PRM, Volume 4 Part 2, Table 8-16 "Extended Message Descriptor"
957 * - Ivybridge PRM, Volume 1 Part 1, section 3.2.7 "GPE Function IDs"
958 */
959 enum brw_message_target {
960 BRW_SFID_NULL = 0,
961 BRW_SFID_MATH = 1, /* Only valid on Gen4-5 */
962 BRW_SFID_SAMPLER = 2,
963 BRW_SFID_MESSAGE_GATEWAY = 3,
964 BRW_SFID_DATAPORT_READ = 4,
965 BRW_SFID_DATAPORT_WRITE = 5,
966 BRW_SFID_URB = 6,
967 BRW_SFID_THREAD_SPAWNER = 7,
968 BRW_SFID_VME = 8,
969
970 GEN6_SFID_DATAPORT_SAMPLER_CACHE = 4,
971 GEN6_SFID_DATAPORT_RENDER_CACHE = 5,
972 GEN6_SFID_DATAPORT_CONSTANT_CACHE = 9,
973
974 GEN7_SFID_DATAPORT_DATA_CACHE = 10,
975 GEN7_SFID_PIXEL_INTERPOLATOR = 11,
976 HSW_SFID_DATAPORT_DATA_CACHE_1 = 12,
977 HSW_SFID_CRE = 13,
978 };
979
980 #define GEN7_MESSAGE_TARGET_DP_DATA_CACHE 10
981
982 #define BRW_SAMPLER_RETURN_FORMAT_FLOAT32 0
983 #define BRW_SAMPLER_RETURN_FORMAT_UINT32 2
984 #define BRW_SAMPLER_RETURN_FORMAT_SINT32 3
985
986 #define BRW_SAMPLER_MESSAGE_SIMD8_SAMPLE 0
987 #define BRW_SAMPLER_MESSAGE_SIMD16_SAMPLE 0
988 #define BRW_SAMPLER_MESSAGE_SIMD16_SAMPLE_BIAS 0
989 #define BRW_SAMPLER_MESSAGE_SIMD8_KILLPIX 1
990 #define BRW_SAMPLER_MESSAGE_SIMD4X2_SAMPLE_LOD 1
991 #define BRW_SAMPLER_MESSAGE_SIMD16_SAMPLE_LOD 1
992 #define BRW_SAMPLER_MESSAGE_SIMD4X2_SAMPLE_GRADIENTS 2
993 #define BRW_SAMPLER_MESSAGE_SIMD8_SAMPLE_GRADIENTS 2
994 #define BRW_SAMPLER_MESSAGE_SIMD4X2_SAMPLE_COMPARE 0
995 #define BRW_SAMPLER_MESSAGE_SIMD16_SAMPLE_COMPARE 2
996 #define BRW_SAMPLER_MESSAGE_SIMD8_SAMPLE_BIAS_COMPARE 0
997 #define BRW_SAMPLER_MESSAGE_SIMD4X2_SAMPLE_LOD_COMPARE 1
998 #define BRW_SAMPLER_MESSAGE_SIMD8_SAMPLE_LOD_COMPARE 1
999 #define BRW_SAMPLER_MESSAGE_SIMD4X2_RESINFO 2
1000 #define BRW_SAMPLER_MESSAGE_SIMD16_RESINFO 2
1001 #define BRW_SAMPLER_MESSAGE_SIMD4X2_LD 3
1002 #define BRW_SAMPLER_MESSAGE_SIMD8_LD 3
1003 #define BRW_SAMPLER_MESSAGE_SIMD16_LD 3
1004
1005 #define GEN5_SAMPLER_MESSAGE_SAMPLE 0
1006 #define GEN5_SAMPLER_MESSAGE_SAMPLE_BIAS 1
1007 #define GEN5_SAMPLER_MESSAGE_SAMPLE_LOD 2
1008 #define GEN5_SAMPLER_MESSAGE_SAMPLE_COMPARE 3
1009 #define GEN5_SAMPLER_MESSAGE_SAMPLE_DERIVS 4
1010 #define GEN5_SAMPLER_MESSAGE_SAMPLE_BIAS_COMPARE 5
1011 #define GEN5_SAMPLER_MESSAGE_SAMPLE_LOD_COMPARE 6
1012 #define GEN5_SAMPLER_MESSAGE_SAMPLE_LD 7
1013 #define GEN7_SAMPLER_MESSAGE_SAMPLE_GATHER4 8
1014 #define GEN5_SAMPLER_MESSAGE_LOD 9
1015 #define GEN5_SAMPLER_MESSAGE_SAMPLE_RESINFO 10
1016 #define GEN6_SAMPLER_MESSAGE_SAMPLE_SAMPLEINFO 11
1017 #define GEN7_SAMPLER_MESSAGE_SAMPLE_GATHER4_C 16
1018 #define GEN7_SAMPLER_MESSAGE_SAMPLE_GATHER4_PO 17
1019 #define GEN7_SAMPLER_MESSAGE_SAMPLE_GATHER4_PO_C 18
1020 #define HSW_SAMPLER_MESSAGE_SAMPLE_DERIV_COMPARE 20
1021 #define GEN9_SAMPLER_MESSAGE_SAMPLE_LZ 24
1022 #define GEN9_SAMPLER_MESSAGE_SAMPLE_C_LZ 25
1023 #define GEN9_SAMPLER_MESSAGE_SAMPLE_LD_LZ 26
1024 #define GEN9_SAMPLER_MESSAGE_SAMPLE_LD2DMS_W 28
1025 #define GEN7_SAMPLER_MESSAGE_SAMPLE_LD_MCS 29
1026 #define GEN7_SAMPLER_MESSAGE_SAMPLE_LD2DMS 30
1027 #define GEN7_SAMPLER_MESSAGE_SAMPLE_LD2DSS 31
1028
1029 /* for GEN5 only */
1030 #define BRW_SAMPLER_SIMD_MODE_SIMD4X2 0
1031 #define BRW_SAMPLER_SIMD_MODE_SIMD8 1
1032 #define BRW_SAMPLER_SIMD_MODE_SIMD16 2
1033 #define BRW_SAMPLER_SIMD_MODE_SIMD32_64 3
1034
1035 /* GEN9 changes SIMD mode 0 to mean SIMD8D, but lets us get the SIMD4x2
1036 * behavior by setting bit 22 of dword 2 in the message header. */
1037 #define GEN9_SAMPLER_SIMD_MODE_SIMD8D 0
1038 #define GEN9_SAMPLER_SIMD_MODE_EXTENSION_SIMD4X2 (1 << 22)
1039
1040 #define BRW_DATAPORT_OWORD_BLOCK_1_OWORDLOW 0
1041 #define BRW_DATAPORT_OWORD_BLOCK_1_OWORDHIGH 1
1042 #define BRW_DATAPORT_OWORD_BLOCK_2_OWORDS 2
1043 #define BRW_DATAPORT_OWORD_BLOCK_4_OWORDS 3
1044 #define BRW_DATAPORT_OWORD_BLOCK_8_OWORDS 4
1045 #define BRW_DATAPORT_OWORD_BLOCK_DWORDS(n) \
1046 ((n) == 4 ? BRW_DATAPORT_OWORD_BLOCK_1_OWORDLOW : \
1047 (n) == 8 ? BRW_DATAPORT_OWORD_BLOCK_2_OWORDS : \
1048 (n) == 16 ? BRW_DATAPORT_OWORD_BLOCK_4_OWORDS : \
1049 (n) == 32 ? BRW_DATAPORT_OWORD_BLOCK_8_OWORDS : \
1050 (abort(), ~0))
1051
1052 #define BRW_DATAPORT_OWORD_DUAL_BLOCK_1OWORD 0
1053 #define BRW_DATAPORT_OWORD_DUAL_BLOCK_4OWORDS 2
1054
1055 #define BRW_DATAPORT_DWORD_SCATTERED_BLOCK_8DWORDS 2
1056 #define BRW_DATAPORT_DWORD_SCATTERED_BLOCK_16DWORDS 3
1057
1058 /* This one stays the same across generations. */
1059 #define BRW_DATAPORT_READ_MESSAGE_OWORD_BLOCK_READ 0
1060 /* GEN4 */
1061 #define BRW_DATAPORT_READ_MESSAGE_OWORD_DUAL_BLOCK_READ 1
1062 #define BRW_DATAPORT_READ_MESSAGE_MEDIA_BLOCK_READ 2
1063 #define BRW_DATAPORT_READ_MESSAGE_DWORD_SCATTERED_READ 3
1064 /* G45, GEN5 */
1065 #define G45_DATAPORT_READ_MESSAGE_RENDER_UNORM_READ 1
1066 #define G45_DATAPORT_READ_MESSAGE_OWORD_DUAL_BLOCK_READ 2
1067 #define G45_DATAPORT_READ_MESSAGE_AVC_LOOP_FILTER_READ 3
1068 #define G45_DATAPORT_READ_MESSAGE_MEDIA_BLOCK_READ 4
1069 #define G45_DATAPORT_READ_MESSAGE_DWORD_SCATTERED_READ 6
1070 /* GEN6 */
1071 #define GEN6_DATAPORT_READ_MESSAGE_RENDER_UNORM_READ 1
1072 #define GEN6_DATAPORT_READ_MESSAGE_OWORD_DUAL_BLOCK_READ 2
1073 #define GEN6_DATAPORT_READ_MESSAGE_MEDIA_BLOCK_READ 4
1074 #define GEN6_DATAPORT_READ_MESSAGE_OWORD_UNALIGN_BLOCK_READ 5
1075 #define GEN6_DATAPORT_READ_MESSAGE_DWORD_SCATTERED_READ 6
1076
1077 #define BRW_DATAPORT_READ_TARGET_DATA_CACHE 0
1078 #define BRW_DATAPORT_READ_TARGET_RENDER_CACHE 1
1079 #define BRW_DATAPORT_READ_TARGET_SAMPLER_CACHE 2
1080
1081 #define BRW_DATAPORT_RENDER_TARGET_WRITE_SIMD16_SINGLE_SOURCE 0
1082 #define BRW_DATAPORT_RENDER_TARGET_WRITE_SIMD16_SINGLE_SOURCE_REPLICATED 1
1083 #define BRW_DATAPORT_RENDER_TARGET_WRITE_SIMD8_DUAL_SOURCE_SUBSPAN01 2
1084 #define BRW_DATAPORT_RENDER_TARGET_WRITE_SIMD8_DUAL_SOURCE_SUBSPAN23 3
1085 #define BRW_DATAPORT_RENDER_TARGET_WRITE_SIMD8_SINGLE_SOURCE_SUBSPAN01 4
1086
1087 #define BRW_DATAPORT_WRITE_MESSAGE_OWORD_BLOCK_WRITE 0
1088 #define BRW_DATAPORT_WRITE_MESSAGE_OWORD_DUAL_BLOCK_WRITE 1
1089 #define BRW_DATAPORT_WRITE_MESSAGE_MEDIA_BLOCK_WRITE 2
1090 #define BRW_DATAPORT_WRITE_MESSAGE_DWORD_SCATTERED_WRITE 3
1091 #define BRW_DATAPORT_WRITE_MESSAGE_RENDER_TARGET_WRITE 4
1092 #define BRW_DATAPORT_WRITE_MESSAGE_STREAMED_VERTEX_BUFFER_WRITE 5
1093 #define BRW_DATAPORT_WRITE_MESSAGE_FLUSH_RENDER_CACHE 7
1094
1095 /* GEN6 */
1096 #define GEN6_DATAPORT_WRITE_MESSAGE_DWORD_ATOMIC_WRITE 7
1097 #define GEN6_DATAPORT_WRITE_MESSAGE_OWORD_BLOCK_WRITE 8
1098 #define GEN6_DATAPORT_WRITE_MESSAGE_OWORD_DUAL_BLOCK_WRITE 9
1099 #define GEN6_DATAPORT_WRITE_MESSAGE_MEDIA_BLOCK_WRITE 10
1100 #define GEN6_DATAPORT_WRITE_MESSAGE_DWORD_SCATTERED_WRITE 11
1101 #define GEN6_DATAPORT_WRITE_MESSAGE_RENDER_TARGET_WRITE 12
1102 #define GEN6_DATAPORT_WRITE_MESSAGE_STREAMED_VB_WRITE 13
1103 #define GEN6_DATAPORT_WRITE_MESSAGE_RENDER_TARGET_UNORM_WRITE 14
1104
1105 /* GEN7 */
1106 #define GEN7_DATAPORT_RC_MEDIA_BLOCK_READ 4
1107 #define GEN7_DATAPORT_RC_TYPED_SURFACE_READ 5
1108 #define GEN7_DATAPORT_RC_TYPED_ATOMIC_OP 6
1109 #define GEN7_DATAPORT_RC_MEMORY_FENCE 7
1110 #define GEN7_DATAPORT_RC_MEDIA_BLOCK_WRITE 10
1111 #define GEN7_DATAPORT_RC_RENDER_TARGET_WRITE 12
1112 #define GEN7_DATAPORT_RC_TYPED_SURFACE_WRITE 13
1113 #define GEN7_DATAPORT_DC_OWORD_BLOCK_READ 0
1114 #define GEN7_DATAPORT_DC_UNALIGNED_OWORD_BLOCK_READ 1
1115 #define GEN7_DATAPORT_DC_OWORD_DUAL_BLOCK_READ 2
1116 #define GEN7_DATAPORT_DC_DWORD_SCATTERED_READ 3
1117 #define GEN7_DATAPORT_DC_BYTE_SCATTERED_READ 4
1118 #define GEN7_DATAPORT_DC_UNTYPED_SURFACE_READ 5
1119 #define GEN7_DATAPORT_DC_UNTYPED_ATOMIC_OP 6
1120 #define GEN7_DATAPORT_DC_MEMORY_FENCE 7
1121 #define GEN7_DATAPORT_DC_OWORD_BLOCK_WRITE 8
1122 #define GEN7_DATAPORT_DC_OWORD_DUAL_BLOCK_WRITE 10
1123 #define GEN7_DATAPORT_DC_DWORD_SCATTERED_WRITE 11
1124 #define GEN7_DATAPORT_DC_BYTE_SCATTERED_WRITE 12
1125 #define GEN7_DATAPORT_DC_UNTYPED_SURFACE_WRITE 13
1126
1127 #define GEN7_DATAPORT_SCRATCH_READ ((1 << 18) | \
1128 (0 << 17))
1129 #define GEN7_DATAPORT_SCRATCH_WRITE ((1 << 18) | \
1130 (1 << 17))
1131 #define GEN7_DATAPORT_SCRATCH_NUM_REGS_SHIFT 12
1132
1133 #define GEN7_PIXEL_INTERPOLATOR_LOC_SHARED_OFFSET 0
1134 #define GEN7_PIXEL_INTERPOLATOR_LOC_SAMPLE 1
1135 #define GEN7_PIXEL_INTERPOLATOR_LOC_CENTROID 2
1136 #define GEN7_PIXEL_INTERPOLATOR_LOC_PER_SLOT_OFFSET 3
1137
1138 /* HSW */
1139 #define HSW_DATAPORT_DC_PORT0_OWORD_BLOCK_READ 0
1140 #define HSW_DATAPORT_DC_PORT0_UNALIGNED_OWORD_BLOCK_READ 1
1141 #define HSW_DATAPORT_DC_PORT0_OWORD_DUAL_BLOCK_READ 2
1142 #define HSW_DATAPORT_DC_PORT0_DWORD_SCATTERED_READ 3
1143 #define HSW_DATAPORT_DC_PORT0_BYTE_SCATTERED_READ 4
1144 #define HSW_DATAPORT_DC_PORT0_MEMORY_FENCE 7
1145 #define HSW_DATAPORT_DC_PORT0_OWORD_BLOCK_WRITE 8
1146 #define HSW_DATAPORT_DC_PORT0_OWORD_DUAL_BLOCK_WRITE 10
1147 #define HSW_DATAPORT_DC_PORT0_DWORD_SCATTERED_WRITE 11
1148 #define HSW_DATAPORT_DC_PORT0_BYTE_SCATTERED_WRITE 12
1149
1150 #define HSW_DATAPORT_DC_PORT1_UNTYPED_SURFACE_READ 1
1151 #define HSW_DATAPORT_DC_PORT1_UNTYPED_ATOMIC_OP 2
1152 #define HSW_DATAPORT_DC_PORT1_UNTYPED_ATOMIC_OP_SIMD4X2 3
1153 #define HSW_DATAPORT_DC_PORT1_MEDIA_BLOCK_READ 4
1154 #define HSW_DATAPORT_DC_PORT1_TYPED_SURFACE_READ 5
1155 #define HSW_DATAPORT_DC_PORT1_TYPED_ATOMIC_OP 6
1156 #define HSW_DATAPORT_DC_PORT1_TYPED_ATOMIC_OP_SIMD4X2 7
1157 #define HSW_DATAPORT_DC_PORT1_UNTYPED_SURFACE_WRITE 9
1158 #define HSW_DATAPORT_DC_PORT1_MEDIA_BLOCK_WRITE 10
1159 #define HSW_DATAPORT_DC_PORT1_ATOMIC_COUNTER_OP 11
1160 #define HSW_DATAPORT_DC_PORT1_ATOMIC_COUNTER_OP_SIMD4X2 12
1161 #define HSW_DATAPORT_DC_PORT1_TYPED_SURFACE_WRITE 13
1162
1163 /* GEN9 */
1164 #define GEN9_DATAPORT_RC_RENDER_TARGET_WRITE 12
1165 #define GEN9_DATAPORT_RC_RENDER_TARGET_READ 13
1166
1167 /* Dataport special binding table indices: */
1168 #define BRW_BTI_STATELESS 255
1169 #define GEN7_BTI_SLM 254
1170 /* Note that on Gen8+ BTI 255 was redefined to be IA-coherent according to the
1171 * hardware spec, however because the DRM sets bit 4 of HDC_CHICKEN0 on BDW,
1172 * CHV and at least some pre-production steppings of SKL due to
1173 * WaForceEnableNonCoherent, HDC memory access may have been overridden by the
1174 * kernel to be non-coherent (matching the behavior of the same BTI on
1175 * pre-Gen8 hardware) and BTI 255 may actually be an alias for BTI 253.
1176 */
1177 #define GEN8_BTI_STATELESS_IA_COHERENT 255
1178 #define GEN8_BTI_STATELESS_NON_COHERENT 253
1179
1180 /* dataport atomic operations. */
1181 #define BRW_AOP_AND 1
1182 #define BRW_AOP_OR 2
1183 #define BRW_AOP_XOR 3
1184 #define BRW_AOP_MOV 4
1185 #define BRW_AOP_INC 5
1186 #define BRW_AOP_DEC 6
1187 #define BRW_AOP_ADD 7
1188 #define BRW_AOP_SUB 8
1189 #define BRW_AOP_REVSUB 9
1190 #define BRW_AOP_IMAX 10
1191 #define BRW_AOP_IMIN 11
1192 #define BRW_AOP_UMAX 12
1193 #define BRW_AOP_UMIN 13
1194 #define BRW_AOP_CMPWR 14
1195 #define BRW_AOP_PREDEC 15
1196
1197 #define BRW_MATH_FUNCTION_INV 1
1198 #define BRW_MATH_FUNCTION_LOG 2
1199 #define BRW_MATH_FUNCTION_EXP 3
1200 #define BRW_MATH_FUNCTION_SQRT 4
1201 #define BRW_MATH_FUNCTION_RSQ 5
1202 #define BRW_MATH_FUNCTION_SIN 6
1203 #define BRW_MATH_FUNCTION_COS 7
1204 #define BRW_MATH_FUNCTION_SINCOS 8 /* gen4, gen5 */
1205 #define BRW_MATH_FUNCTION_FDIV 9 /* gen6+ */
1206 #define BRW_MATH_FUNCTION_POW 10
1207 #define BRW_MATH_FUNCTION_INT_DIV_QUOTIENT_AND_REMAINDER 11
1208 #define BRW_MATH_FUNCTION_INT_DIV_QUOTIENT 12
1209 #define BRW_MATH_FUNCTION_INT_DIV_REMAINDER 13
1210 #define GEN8_MATH_FUNCTION_INVM 14
1211 #define GEN8_MATH_FUNCTION_RSQRTM 15
1212
1213 #define BRW_MATH_INTEGER_UNSIGNED 0
1214 #define BRW_MATH_INTEGER_SIGNED 1
1215
1216 #define BRW_MATH_PRECISION_FULL 0
1217 #define BRW_MATH_PRECISION_PARTIAL 1
1218
1219 #define BRW_MATH_SATURATE_NONE 0
1220 #define BRW_MATH_SATURATE_SATURATE 1
1221
1222 #define BRW_MATH_DATA_VECTOR 0
1223 #define BRW_MATH_DATA_SCALAR 1
1224
1225 #define BRW_URB_OPCODE_WRITE_HWORD 0
1226 #define BRW_URB_OPCODE_WRITE_OWORD 1
1227 #define BRW_URB_OPCODE_READ_HWORD 2
1228 #define BRW_URB_OPCODE_READ_OWORD 3
1229 #define GEN7_URB_OPCODE_ATOMIC_MOV 4
1230 #define GEN7_URB_OPCODE_ATOMIC_INC 5
1231 #define GEN8_URB_OPCODE_ATOMIC_ADD 6
1232 #define GEN8_URB_OPCODE_SIMD8_WRITE 7
1233 #define GEN8_URB_OPCODE_SIMD8_READ 8
1234
1235 #define BRW_URB_SWIZZLE_NONE 0
1236 #define BRW_URB_SWIZZLE_INTERLEAVE 1
1237 #define BRW_URB_SWIZZLE_TRANSPOSE 2
1238
1239 #define BRW_SCRATCH_SPACE_SIZE_1K 0
1240 #define BRW_SCRATCH_SPACE_SIZE_2K 1
1241 #define BRW_SCRATCH_SPACE_SIZE_4K 2
1242 #define BRW_SCRATCH_SPACE_SIZE_8K 3
1243 #define BRW_SCRATCH_SPACE_SIZE_16K 4
1244 #define BRW_SCRATCH_SPACE_SIZE_32K 5
1245 #define BRW_SCRATCH_SPACE_SIZE_64K 6
1246 #define BRW_SCRATCH_SPACE_SIZE_128K 7
1247 #define BRW_SCRATCH_SPACE_SIZE_256K 8
1248 #define BRW_SCRATCH_SPACE_SIZE_512K 9
1249 #define BRW_SCRATCH_SPACE_SIZE_1M 10
1250 #define BRW_SCRATCH_SPACE_SIZE_2M 11
1251
1252 #define BRW_MESSAGE_GATEWAY_SFID_OPEN_GATEWAY 0
1253 #define BRW_MESSAGE_GATEWAY_SFID_CLOSE_GATEWAY 1
1254 #define BRW_MESSAGE_GATEWAY_SFID_FORWARD_MSG 2
1255 #define BRW_MESSAGE_GATEWAY_SFID_GET_TIMESTAMP 3
1256 #define BRW_MESSAGE_GATEWAY_SFID_BARRIER_MSG 4
1257 #define BRW_MESSAGE_GATEWAY_SFID_UPDATE_GATEWAY_STATE 5
1258 #define BRW_MESSAGE_GATEWAY_SFID_MMIO_READ_WRITE 6
1259
1260
1261 /* Gen7 "GS URB Entry Allocation Size" is a U9-1 field, so the maximum gs_size
1262 * is 2^9, or 512. It's counted in multiples of 64 bytes.
1263 *
1264 * Identical for VS, DS, and HS.
1265 */
1266 #define GEN7_MAX_GS_URB_ENTRY_SIZE_BYTES (512*64)
1267 #define GEN7_MAX_DS_URB_ENTRY_SIZE_BYTES (512*64)
1268 #define GEN7_MAX_HS_URB_ENTRY_SIZE_BYTES (512*64)
1269 #define GEN7_MAX_VS_URB_ENTRY_SIZE_BYTES (512*64)
1270
1271 /* Gen6 "GS URB Entry Allocation Size" is defined as a number of 1024-bit
1272 * (128 bytes) URB rows and the maximum allowed value is 5 rows.
1273 */
1274 #define GEN6_MAX_GS_URB_ENTRY_SIZE_BYTES (5*128)
1275
1276 /* GS Thread Payload
1277 */
1278
1279 /* 3DSTATE_GS "Output Vertex Size" has an effective maximum of 62. It's
1280 * counted in multiples of 16 bytes.
1281 */
1282 #define GEN7_MAX_GS_OUTPUT_VERTEX_SIZE_BYTES (62*16)
1283
1284
1285 /* R0 */
1286 # define GEN7_GS_PAYLOAD_INSTANCE_ID_SHIFT 27
1287
1288 /* CR0.0[5:4] Floating-Point Rounding Modes
1289 * Skylake PRM, Volume 7 Part 1, "Control Register", page 756
1290 */
1291
1292 #define BRW_CR0_RND_MODE_MASK 0x30
1293 #define BRW_CR0_RND_MODE_SHIFT 4
1294
1295 enum PACKED brw_rnd_mode {
1296 BRW_RND_MODE_RTNE = 0, /* Round to Nearest or Even */
1297 BRW_RND_MODE_RU = 1, /* Round Up, toward +inf */
1298 BRW_RND_MODE_RD = 2, /* Round Down, toward -inf */
1299 BRW_RND_MODE_RTZ = 3, /* Round Toward Zero */
1300 BRW_RND_MODE_UNSPECIFIED, /* Unspecified rounding mode */
1301 };
1302
1303 /* MDC_DS - Data Size Message Descriptor Control Field
1304 * Skylake PRM, Volume 2d, page 129
1305 *
1306 * Specifies the number of Bytes to be read or written per Dword used at
1307 * byte_scattered read/write and byte_scaled read/write messages.
1308 */
1309 #define GEN7_BYTE_SCATTERED_DATA_ELEMENT_BYTE 0
1310 #define GEN7_BYTE_SCATTERED_DATA_ELEMENT_WORD 1
1311 #define GEN7_BYTE_SCATTERED_DATA_ELEMENT_DWORD 2
1312
1313 #endif /* BRW_EU_DEFINES_H */