misc: Replaced master/slave terminology
[gem5.git] / src / mem / MemChecker.py
1 # Copyright (c) 2014 ARM Limited
2 # All rights reserved.
3 #
4 # The license below extends only to copyright in the software and shall
5 # not be construed as granting a license to any other intellectual
6 # property including but not limited to intellectual property relating
7 # to a hardware implementation of the functionality of the software
8 # licensed hereunder. You may use the software subject to the license
9 # terms below provided that you ensure that this notice is replicated
10 # unmodified and in its entirety in all distributions of the software,
11 # modified or unmodified, in source code or in binary form.
12 #
13 # Redistribution and use in source and binary forms, with or without
14 # modification, are permitted provided that the following conditions are
15 # met: redistributions of source code must retain the above copyright
16 # notice, this list of conditions and the following disclaimer;
17 # redistributions in binary form must reproduce the above copyright
18 # notice, this list of conditions and the following disclaimer in the
19 # documentation and/or other materials provided with the distribution;
20 # neither the name of the copyright holders nor the names of its
21 # contributors may be used to endorse or promote products derived from
22 # this software without specific prior written permission.
23 #
24 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
25 # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
26 # LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
27 # A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
28 # OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
29 # SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
30 # LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
31 # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
32 # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
33 # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
34 # OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35
36 from m5.SimObject import SimObject
37 from m5.params import *
38 from m5.proxy import *
39
40 class MemChecker(SimObject):
41 type = 'MemChecker'
42 cxx_header = "mem/mem_checker.hh"
43
44 class MemCheckerMonitor(SimObject):
45 type = 'MemCheckerMonitor'
46 cxx_header = "mem/mem_checker_monitor.hh"
47
48 # one port in each direction
49 mem_side_port = RequestPort("This port sends requests and receives "
50 "responses")
51 master = DeprecatedParam(mem_side_port,"`master` is now called "
52 "`mem_side_port`")
53 cpu_side_port = ResponsePort("This port receives requests and sends "
54 "responses")
55 slave = DeprecatedParam(cpu_side_port,"`slave` is now called "
56 "`cpu_side_port`")
57 warn_only = Param.Bool(False, "Warn about violations only")
58 memchecker = Param.MemChecker("Instance shared with other monitors")
59