2 * Copyright (c) 2014 Advanced Micro Devices, Inc.
3 * Copyright (c) 2003 The Regents of The University of Michigan
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions are
8 * met: redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer;
10 * redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution;
13 * neither the name of the copyright holders nor the names of its
14 * contributors may be used to endorse or promote products derived from
15 * this software without specific prior written permission.
17 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
29 * Authors: Steve Reinhardt
36 * Definitions of functional page table.
42 #include "base/bitfield.hh"
43 #include "base/intmath.hh"
44 #include "base/trace.hh"
45 #include "config/the_isa.hh"
46 #include "debug/MMU.hh"
47 #include "mem/page_table.hh"
48 #include "sim/faults.hh"
49 #include "sim/sim_object.hh"
52 using namespace TheISA
;
54 FuncPageTable::FuncPageTable(const std::string
&__name
,
55 uint64_t _pid
, Addr _pageSize
)
56 : PageTableBase(__name
, _pid
, _pageSize
)
60 FuncPageTable::~FuncPageTable()
65 FuncPageTable::map(Addr vaddr
, Addr paddr
, int64_t size
, bool clobber
)
67 // starting address must be page aligned
68 assert(pageOffset(vaddr
) == 0);
70 DPRINTF(MMU
, "Allocating Page: %#x-%#x\n", vaddr
, vaddr
+ size
);
72 for (; size
> 0; size
-= pageSize
, vaddr
+= pageSize
, paddr
+= pageSize
) {
73 if (!clobber
&& (pTable
.find(vaddr
) != pTable
.end())) {
75 fatal("FuncPageTable::allocate: addr 0x%x already mapped", vaddr
);
78 pTable
[vaddr
] = TheISA::TlbEntry(pid
, vaddr
, paddr
);
79 eraseCacheEntry(vaddr
);
80 updateCache(vaddr
, pTable
[vaddr
]);
85 FuncPageTable::remap(Addr vaddr
, int64_t size
, Addr new_vaddr
)
87 assert(pageOffset(vaddr
) == 0);
88 assert(pageOffset(new_vaddr
) == 0);
90 DPRINTF(MMU
, "moving pages from vaddr %08p to %08p, size = %d\n", vaddr
,
94 size
-= pageSize
, vaddr
+= pageSize
, new_vaddr
+= pageSize
)
96 assert(pTable
.find(vaddr
) != pTable
.end());
98 pTable
[new_vaddr
] = pTable
[vaddr
];
100 eraseCacheEntry(vaddr
);
101 pTable
[new_vaddr
].updateVaddr(new_vaddr
);
102 updateCache(new_vaddr
, pTable
[new_vaddr
]);
107 FuncPageTable::unmap(Addr vaddr
, int64_t size
)
109 assert(pageOffset(vaddr
) == 0);
111 DPRINTF(MMU
, "Unmapping page: %#x-%#x\n", vaddr
, vaddr
+ size
);
113 for (; size
> 0; size
-= pageSize
, vaddr
+= pageSize
) {
114 assert(pTable
.find(vaddr
) != pTable
.end());
116 eraseCacheEntry(vaddr
);
122 FuncPageTable::isUnmapped(Addr vaddr
, int64_t size
)
124 // starting address must be page aligned
125 assert(pageOffset(vaddr
) == 0);
127 for (; size
> 0; size
-= pageSize
, vaddr
+= pageSize
) {
128 if (pTable
.find(vaddr
) != pTable
.end()) {
137 FuncPageTable::lookup(Addr vaddr
, TheISA::TlbEntry
&entry
)
139 Addr page_addr
= pageAlign(vaddr
);
141 if (pTableCache
[0].valid
&& pTableCache
[0].vaddr
== page_addr
) {
142 entry
= pTableCache
[0].entry
;
145 if (pTableCache
[1].valid
&& pTableCache
[1].vaddr
== page_addr
) {
146 entry
= pTableCache
[1].entry
;
149 if (pTableCache
[2].valid
&& pTableCache
[2].vaddr
== page_addr
) {
150 entry
= pTableCache
[2].entry
;
154 PTableItr iter
= pTable
.find(page_addr
);
156 if (iter
== pTable
.end()) {
160 updateCache(page_addr
, iter
->second
);
161 entry
= iter
->second
;
166 PageTableBase::translate(Addr vaddr
, Addr
&paddr
)
168 TheISA::TlbEntry entry
;
169 if (!lookup(vaddr
, entry
)) {
170 DPRINTF(MMU
, "Couldn't Translate: %#x\n", vaddr
);
173 paddr
= pageOffset(vaddr
) + entry
.pageStart();
174 DPRINTF(MMU
, "Translating: %#x->%#x\n", vaddr
, paddr
);
179 PageTableBase::translate(RequestPtr req
)
182 assert(pageAlign(req
->getVaddr() + req
->getSize() - 1)
183 == pageAlign(req
->getVaddr()));
184 if (!translate(req
->getVaddr(), paddr
)) {
185 return Fault(new GenericPageTableFault(req
->getVaddr()));
187 req
->setPaddr(paddr
);
188 if ((paddr
& (pageSize
- 1)) + req
->getSize() > pageSize
) {
189 panic("Request spans page boundaries!\n");
196 FuncPageTable::serialize(std::ostream
&os
)
198 paramOut(os
, "ptable.size", pTable
.size());
200 PTable::size_type count
= 0;
202 PTableItr iter
= pTable
.begin();
203 PTableItr end
= pTable
.end();
204 while (iter
!= end
) {
205 os
<< "\n[" << csprintf("%s.Entry%d", name(), count
) << "]\n";
207 paramOut(os
, "vaddr", iter
->first
);
208 iter
->second
.serialize(os
);
213 assert(count
== pTable
.size());
217 FuncPageTable::unserialize(Checkpoint
*cp
, const std::string
§ion
)
220 paramIn(cp
, section
, "ptable.size", count
);
225 TheISA::TlbEntry
*entry
;
228 paramIn(cp
, csprintf("%s.Entry%d", name(), i
), "vaddr", vaddr
);
229 entry
= new TheISA::TlbEntry();
230 entry
->unserialize(cp
, csprintf("%s.Entry%d", name(), i
));
231 pTable
[vaddr
] = *entry
;