2 * Copyright (c) 2012,2015,2017 ARM Limited
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
14 * Copyright (c) 2002-2005 The Regents of The University of Michigan
15 * All rights reserved.
17 * Redistribution and use in source and binary forms, with or without
18 * modification, are permitted provided that the following conditions are
19 * met: redistributions of source code must retain the above copyright
20 * notice, this list of conditions and the following disclaimer;
21 * redistributions in binary form must reproduce the above copyright
22 * notice, this list of conditions and the following disclaimer in the
23 * documentation and/or other materials provided with the distribution;
24 * neither the name of the copyright holders nor the names of its
25 * contributors may be used to endorse or promote products derived from
26 * this software without specific prior written permission.
28 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
40 * Authors: Steve Reinhardt
47 * Port object definitions.
49 #include "mem/port.hh"
51 #include "base/trace.hh"
52 #include "mem/mem_object.hh"
54 BaseMasterPort::BaseMasterPort(const std::string
&name
, PortID _id
)
55 : Port(name
, _id
), _baseSlavePort(NULL
)
59 BaseMasterPort::~BaseMasterPort()
64 BaseMasterPort::getSlavePort() const
66 if (_baseSlavePort
== NULL
)
67 panic("Cannot getSlavePort on master port %s that is not connected\n",
70 return *_baseSlavePort
;
73 BaseSlavePort::BaseSlavePort(const std::string
&name
, PortID _id
)
74 : Port(name
, _id
), _baseMasterPort(NULL
)
78 BaseSlavePort::~BaseSlavePort()
83 BaseSlavePort::getMasterPort() const
85 if (_baseMasterPort
== NULL
)
86 panic("Cannot getMasterPort on slave port %s that is not connected\n",
89 return *_baseMasterPort
;
95 MasterPort::MasterPort(const std::string
& name
, MemObject
* _owner
, PortID _id
)
96 : BaseMasterPort(name
, _id
), _slavePort(NULL
), owner(*_owner
)
100 MasterPort::~MasterPort()
105 MasterPort::bind(Port
&peer
)
107 auto *slave_port
= dynamic_cast<SlavePort
*>(&peer
);
109 fatal("Attempt to bind port %s to non-slave port %s.",
110 name(), peer
.name());
112 // bind on the level of the base ports
113 _baseSlavePort
= slave_port
;
115 // master port keeps track of the slave port
116 _slavePort
= slave_port
;
118 // slave port also keeps track of master port
119 _slavePort
->slaveBind(*this);
125 if (_slavePort
== NULL
)
126 panic("Attempting to unbind master port %s that is not connected\n",
128 _slavePort
->slaveUnbind();
131 _baseSlavePort
= NULL
;
135 MasterPort::getAddrRanges() const
137 return _slavePort
->getAddrRanges();
141 MasterPort::sendAtomic(PacketPtr pkt
)
143 assert(pkt
->isRequest());
144 return _slavePort
->recvAtomic(pkt
);
148 MasterPort::sendAtomicBackdoor(PacketPtr pkt
, MemBackdoorPtr
&backdoor
)
150 assert(pkt
->isRequest());
151 return _slavePort
->recvAtomicBackdoor(pkt
, backdoor
);
155 MasterPort::sendFunctional(PacketPtr pkt
)
157 assert(pkt
->isRequest());
158 return _slavePort
->recvFunctional(pkt
);
162 MasterPort::sendTimingReq(PacketPtr pkt
)
164 assert(pkt
->isRequest());
165 return _slavePort
->recvTimingReq(pkt
);
169 MasterPort::tryTiming(PacketPtr pkt
) const
171 assert(pkt
->isRequest());
172 return _slavePort
->tryTiming(pkt
);
176 MasterPort::sendTimingSnoopResp(PacketPtr pkt
)
178 assert(pkt
->isResponse());
179 return _slavePort
->recvTimingSnoopResp(pkt
);
183 MasterPort::sendRetryResp()
185 _slavePort
->recvRespRetry();
189 MasterPort::printAddr(Addr a
)
191 auto req
= std::make_shared
<Request
>(
192 a
, 1, 0, Request::funcMasterId
);
194 Packet
pkt(req
, MemCmd::PrintReq
);
195 Packet::PrintReqState
prs(std::cerr
);
196 pkt
.senderState
= &prs
;
198 sendFunctional(&pkt
);
204 SlavePort::SlavePort(const std::string
& name
, MemObject
* _owner
, PortID id
)
205 : BaseSlavePort(name
, id
), _masterPort(NULL
), defaultBackdoorWarned(false),
210 SlavePort::~SlavePort()
215 SlavePort::slaveUnbind()
217 _baseMasterPort
= NULL
;
223 SlavePort::slaveBind(MasterPort
& master_port
)
225 _baseMasterPort
= &master_port
;
226 _masterPort
= &master_port
;
231 SlavePort::recvAtomicBackdoor(PacketPtr pkt
, MemBackdoorPtr
&backdoor
)
233 if (!defaultBackdoorWarned
) {
234 warn("Port %s doesn't support requesting a back door.", name());
235 defaultBackdoorWarned
= true;
237 return recvAtomic(pkt
);
241 SlavePort::sendAtomicSnoop(PacketPtr pkt
)
243 assert(pkt
->isRequest());
244 return _masterPort
->recvAtomicSnoop(pkt
);
248 SlavePort::sendFunctionalSnoop(PacketPtr pkt
)
250 assert(pkt
->isRequest());
251 return _masterPort
->recvFunctionalSnoop(pkt
);
255 SlavePort::sendTimingResp(PacketPtr pkt
)
257 assert(pkt
->isResponse());
258 return _masterPort
->recvTimingResp(pkt
);
262 SlavePort::sendTimingSnoopReq(PacketPtr pkt
)
264 assert(pkt
->isRequest());
265 _masterPort
->recvTimingSnoopReq(pkt
);
269 SlavePort::sendRetryReq()
271 _masterPort
->recvReqRetry();
275 SlavePort::sendRetrySnoopResp()
277 _masterPort
->recvRetrySnoopResp();