2 * Copyright (c) 2012-2013,2017-2019 ARM Limited
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
14 * Copyright (c) 2002-2005 The Regents of The University of Michigan
15 * Copyright (c) 2010,2015 Advanced Micro Devices, Inc.
16 * All rights reserved.
18 * Redistribution and use in source and binary forms, with or without
19 * modification, are permitted provided that the following conditions are
20 * met: redistributions of source code must retain the above copyright
21 * notice, this list of conditions and the following disclaimer;
22 * redistributions in binary form must reproduce the above copyright
23 * notice, this list of conditions and the following disclaimer in the
24 * documentation and/or other materials provided with the distribution;
25 * neither the name of the copyright holders nor the names of its
26 * contributors may be used to endorse or promote products derived from
27 * this software without specific prior written permission.
29 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
30 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
31 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
32 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
33 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
34 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
35 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
36 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
37 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
38 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
39 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
44 * Declaration of a request, the overall memory request consisting of
45 the parts of the request that are persistent throughout the transaction.
48 #ifndef __MEM_REQUEST_HH__
49 #define __MEM_REQUEST_HH__
54 #include "base/amo.hh"
55 #include "base/flags.hh"
56 #include "base/logging.hh"
57 #include "base/types.hh"
58 #include "cpu/inst_seq.hh"
59 #include "sim/core.hh"
62 * Special TaskIds that are used for per-context-switch stats dumps
63 * and Cache Occupancy. Having too many tasks seems to be a problem
64 * with vector stats. 1024 seems to be a reasonable number that
65 * doesn't cause a problem with stats and is large enough to realistic
66 * benchmarks (Linux/Android boot, BBench, etc.)
69 namespace ContextSwitchTaskId {
71 MaxNormalTaskId = 1021, /* Maximum number of normal tasks */
72 Prefetcher = 1022, /* For cache lines brought in by prefetcher */
73 DMA = 1023, /* Mostly Table Walker */
81 typedef std::shared_ptr<Request> RequestPtr;
82 typedef uint16_t MasterID;
87 typedef uint64_t FlagsType;
88 typedef uint8_t ArchFlagsType;
89 typedef ::Flags<FlagsType> Flags;
93 * Architecture specific flags.
95 * These bits int the flag field are reserved for
96 * architecture-specific code. For example, SPARC uses them to
99 ARCH_BITS = 0x000000FF,
100 /** The request was an instruction fetch. */
101 INST_FETCH = 0x00000100,
102 /** The virtual address is also the physical address. */
103 PHYSICAL = 0x00000200,
105 * The request is to an uncacheable address.
107 * @note Uncacheable accesses may be reordered by CPU models. The
108 * STRICT_ORDER flag should be set if such reordering is
111 UNCACHEABLE = 0x00000400,
113 * The request is required to be strictly ordered by <i>CPU
114 * models</i> and is non-speculative.
116 * A strictly ordered request is guaranteed to never be
117 * re-ordered or executed speculatively by a CPU model. The
118 * memory system may still reorder requests in caches unless
119 * the UNCACHEABLE flag is set as well.
121 STRICT_ORDER = 0x00000800,
122 /** This request is to a memory mapped register. */
123 MMAPPED_IPR = 0x00002000,
124 /** This request is made in privileged mode. */
125 PRIVILEGED = 0x00008000,
128 * This is a write that is targeted and zeroing an entire
129 * cache block. There is no need for a read/modify/write
131 CACHE_BLOCK_ZERO = 0x00010000,
133 /** The request should not cause a memory access. */
134 NO_ACCESS = 0x00080000,
136 * This request will lock or unlock the accessed memory. When
137 * used with a load, the access locks the particular chunk of
138 * memory. When used with a store, it unlocks. The rule is
139 * that locked accesses have to be made up of a locked load,
140 * some operation on the data, and then a locked store.
142 LOCKED_RMW = 0x00100000,
143 /** The request is a Load locked/store conditional. */
145 /** This request is for a memory swap. */
146 MEM_SWAP = 0x00400000,
147 MEM_SWAP_COND = 0x00800000,
149 /** The request is a prefetch. */
150 PREFETCH = 0x01000000,
151 /** The request should be prefetched into the exclusive state. */
152 PF_EXCLUSIVE = 0x02000000,
153 /** The request should be marked as LRU. */
154 EVICT_NEXT = 0x04000000,
155 /** The request should be marked with ACQUIRE. */
156 ACQUIRE = 0x00020000,
157 /** The request should be marked with RELEASE. */
158 RELEASE = 0x00040000,
160 /** The request is an atomic that returns data. */
161 ATOMIC_RETURN_OP = 0x40000000,
162 /** The request is an atomic that does not return data. */
163 ATOMIC_NO_RETURN_OP = 0x80000000,
165 /** The request should be marked with KERNEL.
166 * Used to indicate the synchronization associated with a GPU kernel
167 * launch or completion.
171 /** The request targets the secure memory space. */
173 /** The request is a page table walk */
174 PT_WALK = 0x20000000,
176 /** The request invalidates a memory location */
177 INVALIDATE = 0x0000000100000000,
178 /** The request cleans a memory location */
179 CLEAN = 0x0000000200000000,
181 /** The request targets the point of unification */
182 DST_POU = 0x0000001000000000,
184 /** The request targets the point of coherence */
185 DST_POC = 0x0000002000000000,
187 /** Bits to define the destination of a request */
188 DST_BITS = 0x0000003000000000,
191 * These flags are *not* cleared when a Request object is
192 * reused (assigned a new address).
194 STICKY_FLAGS = INST_FETCH
196 static const FlagsType STORE_NO_DATA = CACHE_BLOCK_ZERO |
199 /** Master Ids that are statically allocated
202 /** This master id is used for writeback requests by the caches */
205 * This master id is used for functional requests that
206 * don't come from a particular device
209 /** This master id is used for message signaled interrupts */
212 * Invalid master id for assertion checking only. It is
213 * invalid behavior to ever send this id as part of a request.
215 invldMasterId = std::numeric_limits<MasterID>::max()
219 typedef uint32_t MemSpaceConfigFlagsType;
220 typedef ::Flags<MemSpaceConfigFlagsType> MemSpaceConfigFlags;
222 enum : MemSpaceConfigFlagsType {
223 /** Has a synchronization scope been set? */
224 SCOPE_VALID = 0x00000001,
225 /** Access has Wavefront scope visibility */
226 WAVEFRONT_SCOPE = 0x00000002,
227 /** Access has Workgroup scope visibility */
228 WORKGROUP_SCOPE = 0x00000004,
229 /** Access has Device (e.g., GPU) scope visibility */
230 DEVICE_SCOPE = 0x00000008,
231 /** Access has System (e.g., CPU + GPU) scope visibility */
232 SYSTEM_SCOPE = 0x00000010,
234 /** Global Segment */
235 GLOBAL_SEGMENT = 0x00000020,
237 GROUP_SEGMENT = 0x00000040,
238 /** Private Segment */
239 PRIVATE_SEGMENT = 0x00000080,
240 /** Kergarg Segment */
241 KERNARG_SEGMENT = 0x00000100,
242 /** Readonly Segment */
243 READONLY_SEGMENT = 0x00000200,
245 SPILL_SEGMENT = 0x00000400,
247 ARG_SEGMENT = 0x00000800,
251 typedef uint16_t PrivateFlagsType;
252 typedef ::Flags<PrivateFlagsType> PrivateFlags;
254 enum : PrivateFlagsType {
255 /** Whether or not the size is valid. */
256 VALID_SIZE = 0x00000001,
257 /** Whether or not paddr is valid (has been written yet). */
258 VALID_PADDR = 0x00000002,
259 /** Whether or not the vaddr & asid are valid. */
260 VALID_VADDR = 0x00000004,
261 /** Whether or not the instruction sequence number is valid. */
262 VALID_INST_SEQ_NUM = 0x00000008,
263 /** Whether or not the pc is valid. */
264 VALID_PC = 0x00000010,
265 /** Whether or not the context ID is valid. */
266 VALID_CONTEXT_ID = 0x00000020,
267 /** Whether or not the sc result is valid. */
268 VALID_EXTRA_DATA = 0x00000080,
269 /** Whether or not the stream ID and substream ID is valid. */
270 VALID_STREAM_ID = 0x00000100,
271 VALID_SUBSTREAM_ID = 0x00000200,
273 * These flags are *not* cleared when a Request object is reused
274 * (assigned a new address).
276 STICKY_PRIVATE_FLAGS = VALID_CONTEXT_ID
282 * Set up a physical (e.g. device) request in a previously
283 * allocated Request object.
286 setPhys(Addr paddr, unsigned size, Flags flags, MasterID mid, Tick time)
292 _flags.clear(~STICKY_FLAGS);
294 privateFlags.clear(~STICKY_PRIVATE_FLAGS);
295 privateFlags.set(VALID_PADDR|VALID_SIZE);
298 //translateDelta = 0;
302 * The physical address of the request. Valid only if validPaddr
308 * The size of the request. This field must be set when vaddr or
309 * paddr is written via setVirt() or setPhys(), so it is always
310 * valid as long as one of the address fields is valid.
314 /** Byte-enable mask for writes. */
315 std::vector<bool> _byteEnable;
317 /** The requestor ID which is unique in the system for all ports
318 * that are capable of issuing a transaction
322 /** Flag structure for the request. */
325 /** Memory space configuraiton flag structure for the request. */
326 MemSpaceConfigFlags _memSpaceConfigFlags;
328 /** Private flags for field validity checking. */
329 PrivateFlags privateFlags;
332 * The time this request was started. Used to calculate
333 * latencies. This field is set to curTick() any time paddr or vaddr
339 * The task id associated with this request
346 * The stream ID uniquely identifies a device behind the
347 * SMMU/IOMMU Each transaction arriving at the SMMU/IOMMU is
348 * associated with exactly one stream ID.
353 * The substream ID identifies an "execution context" within a
354 * device behind an SMMU/IOMMU. It's intended to map 1-to-1 to
355 * PCIe PASID (Process Address Space ID). The presence of a
356 * substream ID is optional.
358 uint32_t _substreamId;
361 /** The address space ID. */
365 /** The virtual address of the request. */
369 * Extra data for the request, such as the return value of
370 * store conditional or the compare value for a CAS. */
373 /** The context ID (for statistics, locks, and wakeups). */
374 ContextID _contextId;
376 /** program counter of initiating access; for tracing/debugging */
379 /** Sequence number of the instruction that creates the request */
380 InstSeqNum _reqInstSeqNum;
382 /** A pointer to an atomic operation */
383 AtomicOpFunctorPtr atomicOpFunctor;
388 * Minimal constructor. No fields are initialized. (Note that
389 * _flags and privateFlags are cleared by Flags default
393 : _paddr(0), _size(0), _masterId(invldMasterId), _time(0),
394 _taskId(ContextSwitchTaskId::Unknown), _asid(0), _vaddr(0),
395 _extraData(0), _contextId(0), _pc(0),
396 _reqInstSeqNum(0), atomicOpFunctor(nullptr), translateDelta(0),
397 accessDelta(0), depth(0)
400 Request(Addr paddr, unsigned size, Flags flags, MasterID mid,
401 InstSeqNum seq_num, ContextID cid)
402 : _paddr(0), _size(0), _masterId(invldMasterId), _time(0),
403 _taskId(ContextSwitchTaskId::Unknown), _asid(0), _vaddr(0),
404 _extraData(0), _contextId(0), _pc(0),
405 _reqInstSeqNum(seq_num), atomicOpFunctor(nullptr), translateDelta(0),
406 accessDelta(0), depth(0)
408 setPhys(paddr, size, flags, mid, curTick());
410 privateFlags.set(VALID_INST_SEQ_NUM);
414 * Constructor for physical (e.g. device) requests. Initializes
415 * just physical address, size, flags, and timestamp (to curTick()).
416 * These fields are adequate to perform a request.
418 Request(Addr paddr, unsigned size, Flags flags, MasterID mid)
419 : _paddr(0), _size(0), _masterId(invldMasterId), _time(0),
420 _taskId(ContextSwitchTaskId::Unknown), _asid(0), _vaddr(0),
421 _extraData(0), _contextId(0), _pc(0),
422 _reqInstSeqNum(0), atomicOpFunctor(nullptr), translateDelta(0),
423 accessDelta(0), depth(0)
425 setPhys(paddr, size, flags, mid, curTick());
428 Request(Addr paddr, unsigned size, Flags flags, MasterID mid, Tick time)
429 : _paddr(0), _size(0), _masterId(invldMasterId), _time(0),
430 _taskId(ContextSwitchTaskId::Unknown), _asid(0), _vaddr(0),
431 _extraData(0), _contextId(0), _pc(0),
432 _reqInstSeqNum(0), atomicOpFunctor(nullptr), translateDelta(0),
433 accessDelta(0), depth(0)
435 setPhys(paddr, size, flags, mid, time);
438 Request(Addr paddr, unsigned size, Flags flags, MasterID mid, Tick time,
440 : _paddr(0), _size(0), _masterId(invldMasterId), _time(0),
441 _taskId(ContextSwitchTaskId::Unknown), _asid(0), _vaddr(0),
442 _extraData(0), _contextId(0), _pc(pc),
443 _reqInstSeqNum(0), atomicOpFunctor(nullptr), translateDelta(0),
444 accessDelta(0), depth(0)
446 setPhys(paddr, size, flags, mid, time);
447 privateFlags.set(VALID_PC);
450 Request(uint64_t asid, Addr vaddr, unsigned size, Flags flags,
451 MasterID mid, Addr pc, ContextID cid)
452 : _paddr(0), _size(0), _masterId(invldMasterId), _time(0),
453 _taskId(ContextSwitchTaskId::Unknown), _asid(0), _vaddr(0),
454 _extraData(0), _contextId(0), _pc(0),
455 _reqInstSeqNum(0), atomicOpFunctor(nullptr), translateDelta(0),
456 accessDelta(0), depth(0)
458 setVirt(asid, vaddr, size, flags, mid, pc);
462 Request(uint64_t asid, Addr vaddr, unsigned size, Flags flags,
463 MasterID mid, Addr pc, ContextID cid,
464 AtomicOpFunctorPtr atomic_op)
466 setVirt(asid, vaddr, size, flags, mid, pc, std::move(atomic_op));
470 Request(const Request& other)
471 : _paddr(other._paddr), _size(other._size),
472 _byteEnable(other._byteEnable),
473 _masterId(other._masterId),
474 _flags(other._flags),
475 _memSpaceConfigFlags(other._memSpaceConfigFlags),
476 privateFlags(other.privateFlags),
478 _taskId(other._taskId), _asid(other._asid), _vaddr(other._vaddr),
479 _extraData(other._extraData), _contextId(other._contextId),
480 _pc(other._pc), _reqInstSeqNum(other._reqInstSeqNum),
481 translateDelta(other.translateDelta),
482 accessDelta(other.accessDelta), depth(other.depth)
485 atomicOpFunctor.reset(other.atomicOpFunctor ?
486 other.atomicOpFunctor->clone() : nullptr);
492 * Set up Context numbers.
495 setContext(ContextID context_id)
497 _contextId = context_id;
498 privateFlags.set(VALID_CONTEXT_ID);
502 setStreamId(uint32_t sid)
505 privateFlags.set(VALID_STREAM_ID);
509 setSubStreamId(uint32_t ssid)
511 assert(privateFlags.isSet(VALID_STREAM_ID));
513 privateFlags.set(VALID_SUBSTREAM_ID);
517 * Set up a virtual (e.g., CPU) request in a previously
518 * allocated Request object.
521 setVirt(uint64_t asid, Addr vaddr, unsigned size, Flags flags,
522 MasterID mid, Addr pc, AtomicOpFunctorPtr amo_op = nullptr)
531 _flags.clear(~STICKY_FLAGS);
533 privateFlags.clear(~STICKY_PRIVATE_FLAGS);
534 privateFlags.set(VALID_VADDR|VALID_SIZE|VALID_PC);
538 atomicOpFunctor = std::move(amo_op);
542 * Set just the physical address. This usually used to record the
543 * result of a translation. However, when using virtualized CPUs
544 * setPhys() is sometimes called to finalize a physical address
545 * without a virtual address, so we can't check if the virtual
552 privateFlags.set(VALID_PADDR);
556 * Generate two requests as if this request had been split into two
557 * pieces. The original request can't have been translated already.
559 // TODO: this function is still required by TimingSimpleCPU - should be
560 // removed once TimingSimpleCPU will support arbitrarily long multi-line
562 void splitOnVaddr(Addr split_addr, RequestPtr &req1, RequestPtr &req2)
564 assert(privateFlags.isSet(VALID_VADDR));
565 assert(privateFlags.noneSet(VALID_PADDR));
566 assert(split_addr > _vaddr && split_addr < _vaddr + _size);
567 req1 = std::make_shared<Request>(*this);
568 req2 = std::make_shared<Request>(*this);
569 req1->_size = split_addr - _vaddr;
570 req2->_vaddr = split_addr;
571 req2->_size = _size - req1->_size;
572 if (!_byteEnable.empty()) {
573 req1->_byteEnable = std::vector<bool>(
575 _byteEnable.begin() + req1->_size);
576 req2->_byteEnable = std::vector<bool>(
577 _byteEnable.begin() + req1->_size,
583 * Accessor for paddr.
588 return privateFlags.isSet(VALID_PADDR);
594 assert(privateFlags.isSet(VALID_PADDR));
599 * Time for the TLB/table walker to successfully translate this request.
604 * Access latency to complete this memory transaction not including
610 * Level of the cache hierachy where this request was responded to
611 * (e.g. 0 = L1; 1 = L2).
621 return privateFlags.isSet(VALID_SIZE);
627 assert(privateFlags.isSet(VALID_SIZE));
631 const std::vector<bool>&
632 getByteEnable() const
638 setByteEnable(const std::vector<bool>& be)
640 assert(be.empty() || be.size() == _size);
645 * Returns true if the memory request is masked, which means
646 * there is at least one byteEnable element which is false
655 false) != _byteEnable.end();
658 /** Accessor for time. */
662 assert(privateFlags.isSet(VALID_PADDR|VALID_VADDR));
667 * Accessor for atomic-op functor.
672 return (bool)atomicOpFunctor;
678 assert(atomicOpFunctor);
679 return atomicOpFunctor.get();
682 /** Accessor for flags. */
686 assert(privateFlags.isSet(VALID_PADDR|VALID_VADDR));
690 /** Note that unlike other accessors, this function sets *specific
691 flags* (ORs them in); it does not assign its argument to the
692 _flags field. Thus this method should rightly be called
693 setFlags() and not just flags(). */
695 setFlags(Flags flags)
697 assert(privateFlags.isSet(VALID_PADDR|VALID_VADDR));
702 setMemSpaceConfigFlags(MemSpaceConfigFlags extraFlags)
704 assert(privateFlags.isSet(VALID_PADDR | VALID_VADDR));
705 _memSpaceConfigFlags.set(extraFlags);
708 /** Accessor function for vaddr.*/
712 return privateFlags.isSet(VALID_VADDR);
718 assert(privateFlags.isSet(VALID_VADDR));
722 /** Accesssor for the requestor id. */
736 taskId(uint32_t id) {
740 /** Accessor function for asid.*/
744 assert(privateFlags.isSet(VALID_VADDR));
748 /** Accessor function for asid.*/
750 setAsid(uint64_t asid)
755 /** Accessor function for architecture-specific flags.*/
759 assert(privateFlags.isSet(VALID_PADDR|VALID_VADDR));
760 return _flags & ARCH_BITS;
763 /** Accessor function to check if sc result is valid. */
765 extraDataValid() const
767 return privateFlags.isSet(VALID_EXTRA_DATA);
770 /** Accessor function for store conditional return value.*/
774 assert(privateFlags.isSet(VALID_EXTRA_DATA));
778 /** Accessor function for store conditional return value.*/
780 setExtraData(uint64_t extraData)
782 _extraData = extraData;
783 privateFlags.set(VALID_EXTRA_DATA);
789 return privateFlags.isSet(VALID_CONTEXT_ID);
792 /** Accessor function for context ID.*/
796 assert(privateFlags.isSet(VALID_CONTEXT_ID));
803 assert(privateFlags.isSet(VALID_STREAM_ID));
808 hasSubstreamId() const
810 return privateFlags.isSet(VALID_SUBSTREAM_ID);
816 assert(privateFlags.isSet(VALID_SUBSTREAM_ID));
823 privateFlags.set(VALID_PC);
830 return privateFlags.isSet(VALID_PC);
833 /** Accessor function for pc.*/
837 assert(privateFlags.isSet(VALID_PC));
842 * Increment/Get the depth at which this request is responded to.
843 * This currently happens when the request misses in any cache level.
845 void incAccessDepth() const { depth++; }
846 int getAccessDepth() const { return depth; }
849 * Set/Get the time taken for this request to be successfully translated.
851 void setTranslateLatency() { translateDelta = curTick() - _time; }
852 Tick getTranslateLatency() const { return translateDelta; }
855 * Set/Get the time taken to complete this request's access, not including
856 * the time to successfully translate the request.
858 void setAccessLatency() { accessDelta = curTick() - _time - translateDelta; }
859 Tick getAccessLatency() const { return accessDelta; }
862 * Accessor for the sequence number of instruction that creates the
866 hasInstSeqNum() const
868 return privateFlags.isSet(VALID_INST_SEQ_NUM);
872 getReqInstSeqNum() const
874 assert(privateFlags.isSet(VALID_INST_SEQ_NUM));
875 return _reqInstSeqNum;
879 setReqInstSeqNum(const InstSeqNum seq_num)
881 privateFlags.set(VALID_INST_SEQ_NUM);
882 _reqInstSeqNum = seq_num;
885 /** Accessor functions for flags. Note that these are for testing
886 only; setting flags should be done via setFlags(). */
887 bool isUncacheable() const { return _flags.isSet(UNCACHEABLE); }
888 bool isStrictlyOrdered() const { return _flags.isSet(STRICT_ORDER); }
889 bool isInstFetch() const { return _flags.isSet(INST_FETCH); }
890 bool isPrefetch() const { return (_flags.isSet(PREFETCH) ||
891 _flags.isSet(PF_EXCLUSIVE)); }
892 bool isPrefetchEx() const { return _flags.isSet(PF_EXCLUSIVE); }
893 bool isLLSC() const { return _flags.isSet(LLSC); }
894 bool isPriv() const { return _flags.isSet(PRIVILEGED); }
895 bool isLockedRMW() const { return _flags.isSet(LOCKED_RMW); }
896 bool isSwap() const { return _flags.isSet(MEM_SWAP|MEM_SWAP_COND); }
897 bool isCondSwap() const { return _flags.isSet(MEM_SWAP_COND); }
898 bool isMmappedIpr() const { return _flags.isSet(MMAPPED_IPR); }
899 bool isSecure() const { return _flags.isSet(SECURE); }
900 bool isPTWalk() const { return _flags.isSet(PT_WALK); }
901 bool isAcquire() const { return _flags.isSet(ACQUIRE); }
902 bool isRelease() const { return _flags.isSet(RELEASE); }
903 bool isKernel() const { return _flags.isSet(KERNEL); }
904 bool isAtomicReturn() const { return _flags.isSet(ATOMIC_RETURN_OP); }
905 bool isAtomicNoReturn() const { return _flags.isSet(ATOMIC_NO_RETURN_OP); }
910 return _flags.isSet(ATOMIC_RETURN_OP) ||
911 _flags.isSet(ATOMIC_NO_RETURN_OP);
915 * Accessor functions for the destination of a memory request. The
916 * destination flag can specify a point of reference for the
917 * operation (e.g. a cache block clean to the the point of
918 * unification). At the moment the destination is only used by the
919 * cache maintenance operations.
921 bool isToPOU() const { return _flags.isSet(DST_POU); }
922 bool isToPOC() const { return _flags.isSet(DST_POC); }
923 Flags getDest() const { return _flags & DST_BITS; }
926 * Accessor functions for the memory space configuration flags and used by
927 * GPU ISAs such as the Heterogeneous System Architecture (HSA). Note that
928 * these are for testing only; setting extraFlags should be done via
929 * setMemSpaceConfigFlags().
931 bool isScoped() const { return _memSpaceConfigFlags.isSet(SCOPE_VALID); }
934 isWavefrontScope() const
937 return _memSpaceConfigFlags.isSet(WAVEFRONT_SCOPE);
941 isWorkgroupScope() const
944 return _memSpaceConfigFlags.isSet(WORKGROUP_SCOPE);
948 isDeviceScope() const
951 return _memSpaceConfigFlags.isSet(DEVICE_SCOPE);
955 isSystemScope() const
958 return _memSpaceConfigFlags.isSet(SYSTEM_SCOPE);
962 isGlobalSegment() const
964 return _memSpaceConfigFlags.isSet(GLOBAL_SEGMENT) ||
965 (!isGroupSegment() && !isPrivateSegment() &&
966 !isKernargSegment() && !isReadonlySegment() &&
967 !isSpillSegment() && !isArgSegment());
971 isGroupSegment() const
973 return _memSpaceConfigFlags.isSet(GROUP_SEGMENT);
977 isPrivateSegment() const
979 return _memSpaceConfigFlags.isSet(PRIVATE_SEGMENT);
983 isKernargSegment() const
985 return _memSpaceConfigFlags.isSet(KERNARG_SEGMENT);
989 isReadonlySegment() const
991 return _memSpaceConfigFlags.isSet(READONLY_SEGMENT);
995 isSpillSegment() const
997 return _memSpaceConfigFlags.isSet(SPILL_SEGMENT);
1001 isArgSegment() const
1003 return _memSpaceConfigFlags.isSet(ARG_SEGMENT);
1007 * Accessor functions to determine whether this request is part of
1008 * a cache maintenance operation. At the moment three operations
1011 * 1) A cache clean operation updates all copies of a memory
1012 * location to the point of reference,
1013 * 2) A cache invalidate operation invalidates all copies of the
1014 * specified block in the memory above the point of reference,
1015 * 3) A clean and invalidate operation is a combination of the two
1018 bool isCacheClean() const { return _flags.isSet(CLEAN); }
1019 bool isCacheInvalidate() const { return _flags.isSet(INVALIDATE); }
1020 bool isCacheMaintenance() const { return _flags.isSet(CLEAN|INVALIDATE); }
1024 #endif // __MEM_REQUEST_HH__