2 * Copyright © 2012 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
24 #include "intel_fbo.h"
26 #include "brw_blorp.h"
27 #include "brw_defines.h"
28 #include "gen6_blorp.h"
29 #include "gen7_blorp.h"
31 brw_blorp_mip_info::brw_blorp_mip_info()
40 brw_blorp_surface_info::brw_blorp_surface_info()
41 : map_stencil_as_y_tiled(false),
47 brw_blorp_mip_info::set(struct intel_mipmap_tree
*mt
,
48 unsigned int level
, unsigned int layer
)
50 intel_miptree_check_level_layer(mt
, level
, layer
);
53 this->width
= mt
->level
[level
].width
;
54 this->height
= mt
->level
[level
].height
;
56 /* Construct a dummy renderbuffer just to extract tile offsets. */
57 struct intel_renderbuffer rb
;
61 intel_renderbuffer_set_draw_offset(&rb
);
67 brw_blorp_surface_info::set(struct brw_context
*brw
,
68 struct intel_mipmap_tree
*mt
,
69 unsigned int level
, unsigned int layer
)
71 brw_blorp_mip_info::set(mt
, level
, layer
);
72 this->num_samples
= mt
->num_samples
;
73 this->array_spacing_lod0
= mt
->array_spacing_lod0
;
74 this->map_stencil_as_y_tiled
= false;
75 this->msaa_layout
= mt
->msaa_layout
;
79 /* The miptree is a W-tiled stencil buffer. Surface states can't be set
80 * up for W tiling, so we'll need to use Y tiling and have the WM
81 * program swizzle the coordinates.
83 this->map_stencil_as_y_tiled
= true;
84 this->brw_surfaceformat
= BRW_SURFACEFORMAT_R8_UNORM
;
86 case MESA_FORMAT_X8_Z24
:
87 case MESA_FORMAT_Z32_FLOAT
:
88 /* The miptree consists of 32 bits per pixel, arranged either as 24-bit
89 * depth values interleaved with 8 "don't care" bits, or as 32-bit
90 * floating point depth values. Since depth values don't require any
91 * blending, it doesn't matter how we interpret the bit pattern as long
92 * as we copy the right amount of data, so just map it as 8-bit BGRA.
94 this->brw_surfaceformat
= BRW_SURFACEFORMAT_B8G8R8A8_UNORM
;
97 /* The miptree consists of 16 bits per pixel of depth data. Since depth
98 * values don't require any blending, it doesn't matter how we interpret
99 * the bit pattern as long as we copy the right amount of data, so just
100 * map is as 8-bit RG.
102 this->brw_surfaceformat
= BRW_SURFACEFORMAT_R8G8_UNORM
;
105 /* Blorp blits don't support any sort of format conversion, so we can
106 * safely assume that the same format is being used for the source and
107 * destination. Therefore the format must be supported as a render
108 * target, even if this is the source image. So we can convert to a
109 * surface format using brw->render_target_format.
111 assert(brw
->format_supported_as_render_target
[mt
->format
]);
112 this->brw_surfaceformat
= brw
->render_target_format
[mt
->format
];
117 brw_blorp_params::brw_blorp_params()
123 hiz_op(GEN6_HIZ_OP_NONE
),
131 intel_hiz_exec(struct intel_context
*intel
, struct intel_mipmap_tree
*mt
,
132 unsigned int level
, unsigned int layer
, gen6_hiz_op op
)
134 brw_hiz_op_params
params(mt
, level
, layer
, op
);
135 brw_blorp_exec(intel
, ¶ms
);
141 brw_blorp_exec(struct intel_context
*intel
, const brw_blorp_params
*params
)
143 switch (intel
->gen
) {
145 gen6_blorp_exec(intel
, params
);
148 gen7_blorp_exec(intel
, params
);
151 /* BLORP is not supported before Gen6. */
157 brw_hiz_op_params::brw_hiz_op_params(struct intel_mipmap_tree
*mt
,
164 depth
.set(mt
, level
, layer
);
168 assert(mt
->hiz_mt
!= NULL
);
170 switch (mt
->format
) {
171 case MESA_FORMAT_Z16
: depth_format
= BRW_DEPTHFORMAT_D16_UNORM
; break;
172 case MESA_FORMAT_Z32_FLOAT
: depth_format
= BRW_DEPTHFORMAT_D32_FLOAT
; break;
173 case MESA_FORMAT_X8_Z24
: depth_format
= BRW_DEPTHFORMAT_D24_UNORM_X8_UINT
; break;
174 default: assert(0); break;
179 brw_hiz_op_params::get_wm_prog(struct brw_context
*brw
,
180 brw_blorp_prog_data
**prog_data
) const