2 * Copyright © 2012 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
24 #include "intel_fbo.h"
26 #include "brw_blorp.h"
27 #include "brw_defines.h"
28 #include "gen6_blorp.h"
29 #include "gen7_blorp.h"
31 brw_blorp_mip_info::brw_blorp_mip_info()
40 brw_blorp_surface_info::brw_blorp_surface_info()
41 : map_stencil_as_y_tiled(false),
47 brw_blorp_mip_info::set(struct intel_mipmap_tree
*mt
,
48 unsigned int level
, unsigned int layer
)
50 intel_miptree_check_level_layer(mt
, level
, layer
);
53 this->width
= mt
->level
[level
].width
;
54 this->height
= mt
->level
[level
].height
;
56 intel_miptree_get_image_offset(mt
, level
, 0, layer
, &x_offset
, &y_offset
);
60 brw_blorp_surface_info::set(struct brw_context
*brw
,
61 struct intel_mipmap_tree
*mt
,
62 unsigned int level
, unsigned int layer
)
64 brw_blorp_mip_info::set(mt
, level
, layer
);
65 this->num_samples
= mt
->num_samples
;
66 this->array_spacing_lod0
= mt
->array_spacing_lod0
;
67 this->map_stencil_as_y_tiled
= false;
68 this->msaa_layout
= mt
->msaa_layout
;
72 /* The miptree is a W-tiled stencil buffer. Surface states can't be set
73 * up for W tiling, so we'll need to use Y tiling and have the WM
74 * program swizzle the coordinates.
76 this->map_stencil_as_y_tiled
= true;
77 this->brw_surfaceformat
= BRW_SURFACEFORMAT_R8_UNORM
;
79 case MESA_FORMAT_X8_Z24
:
80 case MESA_FORMAT_Z32_FLOAT
:
81 /* The miptree consists of 32 bits per pixel, arranged either as 24-bit
82 * depth values interleaved with 8 "don't care" bits, or as 32-bit
83 * floating point depth values. Since depth values don't require any
84 * blending, it doesn't matter how we interpret the bit pattern as long
85 * as we copy the right amount of data, so just map it as 8-bit BGRA.
87 this->brw_surfaceformat
= BRW_SURFACEFORMAT_B8G8R8A8_UNORM
;
90 /* The miptree consists of 16 bits per pixel of depth data. Since depth
91 * values don't require any blending, it doesn't matter how we interpret
92 * the bit pattern as long as we copy the right amount of data, so just
95 this->brw_surfaceformat
= BRW_SURFACEFORMAT_R8G8_UNORM
;
98 /* Blorp blits don't support any sort of format conversion, so we can
99 * safely assume that the same format is being used for the source and
100 * destination. Therefore the format must be supported as a render
101 * target, even if this is the source image. So we can convert to a
102 * surface format using brw->render_target_format.
104 assert(brw
->format_supported_as_render_target
[mt
->format
]);
105 this->brw_surfaceformat
= brw
->render_target_format
[mt
->format
];
112 * Split x_offset and y_offset into a base offset (in bytes) and a remaining
113 * x/y offset (in pixels). Note: we can't do this by calling
114 * intel_renderbuffer_tile_offsets(), because the offsets may have been
115 * adjusted to account for Y vs. W tiling differences. So we compute it
116 * directly from the adjusted offsets.
119 brw_blorp_surface_info::compute_tile_offsets(uint32_t *tile_x
,
120 uint32_t *tile_y
) const
122 struct intel_region
*region
= mt
->region
;
123 uint32_t mask_x
, mask_y
;
125 intel_region_get_tile_masks(region
, &mask_x
, &mask_y
);
127 *tile_x
= x_offset
& mask_x
;
128 *tile_y
= y_offset
& mask_y
;
130 return intel_region_get_aligned_offset(region
, x_offset
& ~mask_x
,
135 brw_blorp_params::brw_blorp_params()
141 hiz_op(GEN6_HIZ_OP_NONE
),
149 intel_hiz_exec(struct intel_context
*intel
, struct intel_mipmap_tree
*mt
,
150 unsigned int level
, unsigned int layer
, gen6_hiz_op op
)
152 brw_hiz_op_params
params(mt
, level
, layer
, op
);
153 brw_blorp_exec(intel
, ¶ms
);
159 brw_blorp_exec(struct intel_context
*intel
, const brw_blorp_params
*params
)
161 switch (intel
->gen
) {
163 gen6_blorp_exec(intel
, params
);
166 gen7_blorp_exec(intel
, params
);
169 /* BLORP is not supported before Gen6. */
175 brw_hiz_op_params::brw_hiz_op_params(struct intel_mipmap_tree
*mt
,
182 depth
.set(mt
, level
, layer
);
186 assert(mt
->hiz_mt
!= NULL
);
188 switch (mt
->format
) {
189 case MESA_FORMAT_Z16
: depth_format
= BRW_DEPTHFORMAT_D16_UNORM
; break;
190 case MESA_FORMAT_Z32_FLOAT
: depth_format
= BRW_DEPTHFORMAT_D32_FLOAT
; break;
191 case MESA_FORMAT_X8_Z24
: depth_format
= BRW_DEPTHFORMAT_D24_UNORM_X8_UINT
; break;
192 default: assert(0); break;
197 brw_hiz_op_params::get_wm_prog(struct brw_context
*brw
,
198 brw_blorp_prog_data
**prog_data
) const