2 * Copyright © 2010 - 2015 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
27 #include "brw_device_info.h"
28 #include "main/mtypes.h"
36 struct brw_geometry_program
;
37 union gl_constant_value
;
40 const struct brw_device_info
*devinfo
;
46 * Array of the ra classes for the unaligned contiguous register
52 * Mapping for register-allocated objects in *regs to the first
53 * GRF for that object.
55 uint8_t *ra_reg_to_grf
;
62 * Array of the ra classes for the unaligned contiguous register
63 * block sizes used, indexed by register size.
68 * Mapping from classes to ra_reg ranges. Each of the per-size
69 * classes corresponds to a range of ra_reg nodes. This array stores
70 * those ranges in the form of first ra_reg in each class and the
71 * total number of ra_reg elements in the last array element. This
72 * way the range of the i'th class is given by:
73 * [ class_to_ra_reg_range[i], class_to_ra_reg_range[i+1] )
75 int class_to_ra_reg_range
[17];
78 * Mapping for register-allocated objects in *regs to the first
79 * GRF for that object.
81 uint8_t *ra_reg_to_grf
;
84 * ra class for the aligned pairs we use for PLN, which doesn't
87 int aligned_pairs_class
;
90 void (*shader_debug_log
)(void *, const char *str
, ...) PRINTFLIKE(2, 3);
91 void (*shader_perf_log
)(void *, const char *str
, ...) PRINTFLIKE(2, 3);
93 bool scalar_stage
[MESA_SHADER_STAGES
];
94 struct gl_shader_compiler_options glsl_compiler_options
[MESA_SHADER_STAGES
];
99 * Program key structures.
101 * When drawing, we look for the currently bound shaders in the program
102 * cache. This is essentially a hash table lookup, and these are the keys.
104 * Sometimes OpenGL features specified as state need to be simulated via
105 * shader code, due to a mismatch between the API and the hardware. This
106 * is often referred to as "non-orthagonal state" or "NOS". We store NOS
107 * in the program key so it's considered when searching for a program. If
108 * we haven't seen a particular combination before, we have to recompile a
109 * new specialized version.
111 * Shader compilation should not look up state in gl_context directly, but
112 * instead use the copy in the program key. This guarantees recompiles will
118 enum PACKED gen6_gather_sampler_wa
{
119 WA_SIGN
= 1, /* whether we need to sign extend */
120 WA_8BIT
= 2, /* if we have an 8bit format needing wa */
121 WA_16BIT
= 4, /* if we have a 16bit format needing wa */
125 * Sampler information needed by VS, WM, and GS program cache keys.
127 struct brw_sampler_prog_key_data
{
129 * EXT_texture_swizzle and DEPTH_TEXTURE_MODE swizzles.
131 uint16_t swizzles
[MAX_SAMPLERS
];
133 uint32_t gl_clamp_mask
[3];
136 * For RG32F, gather4's channel select is broken.
138 uint32_t gather_channel_quirk_mask
;
141 * Whether this sampler uses the compressed multisample surface layout.
143 uint32_t compressed_multisample_layout_mask
;
146 * Whether this sampler is using 16x multisampling. If so fetching from
147 * this sampler will be handled with a different instruction, ld2dms_w
153 * For Sandybridge, which shader w/a we need for gather quirks.
155 enum gen6_gather_sampler_wa gen6_gather_wa
[MAX_SAMPLERS
];
159 /** The program key for Vertex Shaders. */
160 struct brw_vs_prog_key
{
161 unsigned program_string_id
;
164 * Per-attribute workaround flags
166 uint8_t gl_attrib_wa_flags
[VERT_ATTRIB_MAX
];
168 bool copy_edgeflag
:1;
170 bool clamp_vertex_color
:1;
173 * How many user clipping planes are being uploaded to the vertex shader as
176 * These are used for lowering legacy gl_ClipVertex/gl_Position clipping to
179 unsigned nr_userclip_plane_consts
:4;
182 * For pre-Gen6 hardware, a bitfield indicating which texture coordinates
183 * are going to be replaced with point coordinates (as a consequence of a
184 * call to glTexEnvi(GL_POINT_SPRITE, GL_COORD_REPLACE, GL_TRUE)). Because
185 * our SF thread requires exact matching between VS outputs and FS inputs,
186 * these texture coordinates will need to be unconditionally included in
187 * the VUE, even if they aren't written by the vertex shader.
189 uint8_t point_coord_replace
;
191 struct brw_sampler_prog_key_data tex
;
194 /** The program key for Geometry Shaders. */
195 struct brw_gs_prog_key
197 unsigned program_string_id
;
199 struct brw_sampler_prog_key_data tex
;
202 /** The program key for Fragment/Pixel Shaders. */
203 struct brw_wm_prog_key
{
207 bool persample_shading
:1;
209 unsigned nr_color_regions
:5;
210 bool replicate_alpha
:1;
211 bool render_to_fbo
:1;
212 bool clamp_fragment_color
:1;
213 bool compute_pos_offset
:1;
214 bool compute_sample_id
:1;
216 bool high_quality_derivatives
:1;
218 uint16_t drawable_height
;
219 uint64_t input_slots_valid
;
220 unsigned program_string_id
;
221 GLenum alpha_test_func
; /* < For Gen4/5 MRT alpha test */
222 float alpha_test_ref
;
224 struct brw_sampler_prog_key_data tex
;
227 struct brw_cs_prog_key
{
228 uint32_t program_string_id
;
229 struct brw_sampler_prog_key_data tex
;
233 * Image metadata structure as laid out in the shader parameter
234 * buffer. Entries have to be 16B-aligned for the vec4 back-end to be
235 * able to use them. That's okay because the padding and any unused
236 * entries [most of them except when we're doing untyped surface
237 * access] will be removed by the uniform packing pass.
239 #define BRW_IMAGE_PARAM_SURFACE_IDX_OFFSET 0
240 #define BRW_IMAGE_PARAM_OFFSET_OFFSET 4
241 #define BRW_IMAGE_PARAM_SIZE_OFFSET 8
242 #define BRW_IMAGE_PARAM_STRIDE_OFFSET 12
243 #define BRW_IMAGE_PARAM_TILING_OFFSET 16
244 #define BRW_IMAGE_PARAM_SWIZZLING_OFFSET 20
245 #define BRW_IMAGE_PARAM_SIZE 24
247 struct brw_image_param
{
248 /** Surface binding table index. */
249 uint32_t surface_idx
;
251 /** Offset applied to the X and Y surface coordinates. */
254 /** Surface X, Y and Z dimensions. */
257 /** X-stride in bytes, Y-stride in pixels, horizontal slice stride in
258 * pixels, vertical slice stride in pixels.
262 /** Log2 of the tiling modulus in the X, Y and Z dimension. */
266 * Right shift to apply for bit 6 address swizzling. Two different
267 * swizzles can be specified and will be applied one after the other. The
268 * resulting address will be:
270 * addr' = addr ^ ((1 << 6) & ((addr >> swizzling[0]) ^
271 * (addr >> swizzling[1])))
273 * Use \c 0xff if any of the swizzles is not required.
275 uint32_t swizzling
[2];
278 struct brw_stage_prog_data
{
280 /** size of our binding table. */
284 * surface indices for the various groups of surfaces
286 uint32_t pull_constants_start
;
287 uint32_t texture_start
;
288 uint32_t gather_texture_start
;
292 uint32_t image_start
;
293 uint32_t shader_time_start
;
297 GLuint nr_params
; /**< number of float params/constants */
298 GLuint nr_pull_params
;
299 unsigned nr_image_params
;
301 unsigned curb_read_length
;
302 unsigned total_scratch
;
303 unsigned total_shared
;
306 * Register where the thread expects to find input data from the URB
307 * (typically uniforms, followed by vertex or fragment attributes).
309 unsigned dispatch_grf_start_reg
;
311 bool use_alt_mode
; /**< Use ALT floating point mode? Otherwise, IEEE. */
313 /* Pointers to tracked values (only valid once
314 * _mesa_load_state_parameters has been called at runtime).
316 const union gl_constant_value
**param
;
317 const union gl_constant_value
**pull_param
;
319 /** Image metadata passed to the shader as uniforms. */
320 struct brw_image_param
*image_param
;
323 /* Data about a particular attempt to compile a program. Note that
324 * there can be many of these, each in a different GL state
325 * corresponding to a different brw_wm_prog_key struct, with different
328 struct brw_wm_prog_data
{
329 struct brw_stage_prog_data base
;
331 GLuint num_varying_inputs
;
333 GLuint dispatch_grf_start_reg_16
;
335 GLuint reg_blocks_16
;
339 * surface indices the WM-specific surfaces
341 uint32_t render_target_start
;
345 uint8_t computed_depth_mode
;
346 bool computed_stencil
;
348 bool early_fragment_tests
;
351 bool uses_pos_offset
;
355 uint32_t prog_offset_16
;
358 * Mask of which interpolation modes are required by the fragment shader.
359 * Used in hardware setup on gen6+.
361 uint32_t barycentric_interp_modes
;
364 * Map from gl_varying_slot to the position within the FS setup data
365 * payload where the varying's attribute vertex deltas should be delivered.
366 * For varying slots that are not used by the FS, the value is -1.
368 int urb_setup
[VARYING_SLOT_MAX
];
371 struct brw_cs_prog_data
{
372 struct brw_stage_prog_data base
;
374 GLuint dispatch_grf_start_reg_16
;
375 unsigned local_size
[3];
378 bool uses_num_work_groups
;
379 unsigned local_invocation_id_regs
;
383 * surface indices the CS-specific surfaces
385 uint32_t work_groups_start
;
391 * Enum representing the i965-specific vertex results that don't correspond
392 * exactly to any element of gl_varying_slot. The values of this enum are
393 * assigned such that they don't conflict with gl_varying_slot.
397 BRW_VARYING_SLOT_NDC
= VARYING_SLOT_MAX
,
398 BRW_VARYING_SLOT_PAD
,
400 * Technically this is not a varying but just a placeholder that
401 * compile_sf_prog() inserts into its VUE map to cause the gl_PointCoord
402 * builtin variable to be compiled correctly. see compile_sf_prog() for
405 BRW_VARYING_SLOT_PNTC
,
406 BRW_VARYING_SLOT_COUNT
410 * Data structure recording the relationship between the gl_varying_slot enum
411 * and "slots" within the vertex URB entry (VUE). A "slot" is defined as a
412 * single octaword within the VUE (128 bits).
414 * Note that each BRW register contains 256 bits (2 octawords), so when
415 * accessing the VUE in URB_NOSWIZZLE mode, each register corresponds to two
416 * consecutive VUE slots. When accessing the VUE in URB_INTERLEAVED mode (as
417 * in a vertex shader), each register corresponds to a single VUE slot, since
418 * it contains data for two separate vertices.
422 * Bitfield representing all varying slots that are (a) stored in this VUE
423 * map, and (b) actually written by the shader. Does not include any of
424 * the additional varying slots defined in brw_varying_slot.
426 GLbitfield64 slots_valid
;
429 * Is this VUE map for a separate shader pipeline?
431 * Separable programs (GL_ARB_separate_shader_objects) can be mixed and matched
432 * without the linker having a chance to dead code eliminate unused varyings.
434 * This means that we have to use a fixed slot layout, based on the output's
435 * location field, rather than assigning slots in a compact contiguous block.
440 * Map from gl_varying_slot value to VUE slot. For gl_varying_slots that are
441 * not stored in a slot (because they are not written, or because
442 * additional processing is applied before storing them in the VUE), the
445 signed char varying_to_slot
[BRW_VARYING_SLOT_COUNT
];
448 * Map from VUE slot to gl_varying_slot value. For slots that do not
449 * directly correspond to a gl_varying_slot, the value comes from
452 * For slots that are not in use, the value is BRW_VARYING_SLOT_PAD.
454 signed char slot_to_varying
[BRW_VARYING_SLOT_COUNT
];
457 * Total number of VUE slots in use
462 void brw_print_vue_map(FILE *fp
, const struct brw_vue_map
*vue_map
);
465 * Convert a VUE slot number into a byte offset within the VUE.
467 static inline GLuint
brw_vue_slot_to_offset(GLuint slot
)
473 * Convert a vertex output (brw_varying_slot) into a byte offset within the
477 GLuint
brw_varying_to_offset(const struct brw_vue_map
*vue_map
, GLuint varying
)
479 return brw_vue_slot_to_offset(vue_map
->varying_to_slot
[varying
]);
482 void brw_compute_vue_map(const struct brw_device_info
*devinfo
,
483 struct brw_vue_map
*vue_map
,
484 GLbitfield64 slots_valid
,
485 bool separate_shader
);
487 enum shader_dispatch_mode
{
488 DISPATCH_MODE_4X1_SINGLE
= 0,
489 DISPATCH_MODE_4X2_DUAL_INSTANCE
= 1,
490 DISPATCH_MODE_4X2_DUAL_OBJECT
= 2,
491 DISPATCH_MODE_SIMD8
= 3,
495 * @defgroup Tessellator parameter enumerations.
497 * These correspond to the hardware values in 3DSTATE_TE, and are provided
498 * as part of the tessellation evaluation shader.
502 enum brw_tess_partitioning
{
503 BRW_TESS_PARTITIONING_INTEGER
= 0,
504 BRW_TESS_PARTITIONING_ODD_FRACTIONAL
= 1,
505 BRW_TESS_PARTITIONING_EVEN_FRACTIONAL
= 2,
508 enum brw_tess_output_topology
{
509 BRW_TESS_OUTPUT_TOPOLOGY_POINT
= 0,
510 BRW_TESS_OUTPUT_TOPOLOGY_LINE
= 1,
511 BRW_TESS_OUTPUT_TOPOLOGY_TRI_CW
= 2,
512 BRW_TESS_OUTPUT_TOPOLOGY_TRI_CCW
= 3,
515 enum brw_tess_domain
{
516 BRW_TESS_DOMAIN_QUAD
= 0,
517 BRW_TESS_DOMAIN_TRI
= 1,
518 BRW_TESS_DOMAIN_ISOLINE
= 2,
522 struct brw_vue_prog_data
{
523 struct brw_stage_prog_data base
;
524 struct brw_vue_map vue_map
;
526 /** Should the hardware deliver input VUE handles for URB pull loads? */
527 bool include_vue_handles
;
529 GLuint urb_read_length
;
532 /* Used for calculating urb partitions. In the VS, this is the size of the
533 * URB entry used for both input and output to the thread. In the GS, this
534 * is the size of the URB entry used for output.
536 GLuint urb_entry_size
;
538 enum shader_dispatch_mode dispatch_mode
;
541 struct brw_vs_prog_data
{
542 struct brw_vue_prog_data base
;
544 GLbitfield64 inputs_read
;
546 unsigned nr_attributes
;
549 bool uses_instanceid
;
552 struct brw_tcs_prog_data
554 struct brw_vue_prog_data base
;
556 /** Number vertices in output patch */
561 struct brw_tes_prog_data
563 struct brw_vue_prog_data base
;
565 enum brw_tess_partitioning partitioning
;
566 enum brw_tess_output_topology output_topology
;
567 enum brw_tess_domain domain
;
570 struct brw_gs_prog_data
572 struct brw_vue_prog_data base
;
575 * Size of an output vertex, measured in HWORDS (32 bytes).
577 unsigned output_vertex_size_hwords
;
579 unsigned output_topology
;
582 * Size of the control data (cut bits or StreamID bits), in hwords (32
583 * bytes). 0 if there is no control data.
585 unsigned control_data_header_size_hwords
;
588 * Format of the control data (either GEN7_GS_CONTROL_DATA_FORMAT_GSCTL_SID
589 * if the control data is StreamID bits, or
590 * GEN7_GS_CONTROL_DATA_FORMAT_GSCTL_CUT if the control data is cut bits).
591 * Ignored if control_data_header_size is 0.
593 unsigned control_data_format
;
595 bool include_primitive_id
;
598 * The number of vertices emitted, if constant - otherwise -1.
600 int static_vertex_count
;
605 * Gen6 transform feedback enabled flag.
607 bool gen6_xfb_enabled
;
610 * Gen6: Provoking vertex convention for odd-numbered triangles
616 * Gen6: Number of varyings that are output to transform feedback.
618 GLuint num_transform_feedback_bindings
:7; /* 0-BRW_MAX_SOL_BINDINGS */
621 * Gen6: Map from the index of a transform feedback binding table entry to the
622 * gl_varying_slot that should be streamed out through that binding table
625 unsigned char transform_feedback_bindings
[64 /* BRW_MAX_SOL_BINDINGS */];
628 * Gen6: Map from the index of a transform feedback binding table entry to the
629 * swizzles that should be used when streaming out data through that
630 * binding table entry.
632 unsigned char transform_feedback_swizzles
[64 /* BRW_MAX_SOL_BINDINGS */];
639 * Compile a vertex shader.
641 * Returns the final assembly and the program's size.
644 brw_compile_vs(const struct brw_compiler
*compiler
, void *log_data
,
646 const struct brw_vs_prog_key
*key
,
647 struct brw_vs_prog_data
*prog_data
,
648 const struct nir_shader
*shader
,
649 gl_clip_plane
*clip_planes
,
650 bool use_legacy_snorm_formula
,
651 int shader_time_index
,
652 unsigned *final_assembly_size
,
656 * Compile a vertex shader.
658 * Returns the final assembly and the program's size.
661 brw_compile_gs(const struct brw_compiler
*compiler
, void *log_data
,
663 const struct brw_gs_prog_key
*key
,
664 struct brw_gs_prog_data
*prog_data
,
665 const struct nir_shader
*shader
,
666 struct gl_shader_program
*shader_prog
,
667 int shader_time_index
,
668 unsigned *final_assembly_size
,
672 * Compile a fragment shader.
674 * Returns the final assembly and the program's size.
677 brw_compile_fs(const struct brw_compiler
*compiler
, void *log_data
,
679 const struct brw_wm_prog_key
*key
,
680 struct brw_wm_prog_data
*prog_data
,
681 const struct nir_shader
*shader
,
682 struct gl_program
*prog
,
683 int shader_time_index8
,
684 int shader_time_index16
,
686 unsigned *final_assembly_size
,
690 * Compile a compute shader.
692 * Returns the final assembly and the program's size.
695 brw_compile_cs(const struct brw_compiler
*compiler
, void *log_data
,
697 const struct brw_cs_prog_key
*key
,
698 struct brw_cs_prog_data
*prog_data
,
699 const struct nir_shader
*shader
,
700 int shader_time_index
,
701 unsigned *final_assembly_size
,