projects / mesa.git / blob
? search:


7c6f487c67ca18995aa9eea6330cb879a25818dc
[mesa.git] / src / mesa / drivers / dri / i965 / brw_fs_generator.cpp
1 /*
2 * Copyright © 2010 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 */
23
24 /** @file brw_fs_generator.cpp
25 *
26 * This file supports generating code from the FS LIR to the actual
27 * native instructions.
28 */
29
30 extern "C" {
31 #include "main/macros.h"
32 #include "brw_context.h"
33 #include "brw_eu.h"
34 } /* extern "C" */
35
36 #include "brw_fs.h"
37 #include "brw_cfg.h"
38
39 fs_generator::fs_generator(struct brw_context *brw,
40 void *mem_ctx,
41 const struct brw_wm_prog_key *key,
42 struct brw_wm_prog_data *prog_data,
43 struct gl_shader_program *shader_prog,
44 struct gl_fragment_program *fp,
45 bool runtime_check_aads_emit,
46 bool debug_flag)
47
48 : brw(brw), stage(MESA_SHADER_FRAGMENT), key(key),
49 prog_data(&prog_data->base), shader_prog(shader_prog),
50 prog(&fp->Base), runtime_check_aads_emit(runtime_check_aads_emit),
51 debug_flag(debug_flag), mem_ctx(mem_ctx)
52 {
53 ctx = &brw->ctx;
54
55 p = rzalloc(mem_ctx, struct brw_compile);
56 brw_init_compile(brw, p, mem_ctx);
57 }
58
59 fs_generator::~fs_generator()
60 {
61 }
62
63 bool
64 fs_generator::patch_discard_jumps_to_fb_writes()
65 {
66 if (brw->gen < 6 || this->discard_halt_patches.is_empty())
67 return false;
68
69 int scale = brw_jump_scale(brw);
70
71 /* There is a somewhat strange undocumented requirement of using
72 * HALT, according to the simulator. If some channel has HALTed to
73 * a particular UIP, then by the end of the program, every channel
74 * must have HALTed to that UIP. Furthermore, the tracking is a
75 * stack, so you can't do the final halt of a UIP after starting
76 * halting to a new UIP.
77 *
78 * Symptoms of not emitting this instruction on actual hardware
79 * included GPU hangs and sparkly rendering on the piglit discard
80 * tests.
81 */
82 brw_inst *last_halt = gen6_HALT(p);
83 brw_inst_set_uip(brw, last_halt, 1 * scale);
84 brw_inst_set_jip(brw, last_halt, 1 * scale);
85
86 int ip = p->nr_insn;
87
88 foreach_in_list(ip_record, patch_ip, &discard_halt_patches) {
89 brw_inst *patch = &p->store[patch_ip->ip];
90
91 assert(brw_inst_opcode(brw, patch) == BRW_OPCODE_HALT);
92 /* HALT takes a half-instruction distance from the pre-incremented IP. */
93 brw_inst_set_uip(brw, patch, (ip - patch_ip->ip) * scale);
94 }
95
96 this->discard_halt_patches.make_empty();
97 return true;
98 }
99
100 void
101 fs_generator::fire_fb_write(fs_inst *inst,
102 GLuint base_reg,
103 struct brw_reg implied_header,
104 GLuint nr)
105 {
106 uint32_t msg_control;
107
108 assert(stage == MESA_SHADER_FRAGMENT);
109 brw_wm_prog_data *prog_data = (brw_wm_prog_data*) this->prog_data;
110
111 if (brw->gen < 6) {
112 brw_push_insn_state(p);
113 brw_set_default_mask_control(p, BRW_MASK_DISABLE);
114 brw_set_default_predicate_control(p, BRW_PREDICATE_NONE);
115 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
116 brw_MOV(p,
117 brw_message_reg(base_reg + 1),
118 brw_vec8_grf(1, 0));
119 brw_pop_insn_state(p);
120 }
121
122 if (inst->opcode == FS_OPCODE_REP_FB_WRITE)
123 msg_control = BRW_DATAPORT_RENDER_TARGET_WRITE_SIMD16_SINGLE_SOURCE_REPLICATED;
124 else if (prog_data->dual_src_blend)
125 msg_control = BRW_DATAPORT_RENDER_TARGET_WRITE_SIMD8_DUAL_SOURCE_SUBSPAN01;
126 else if (dispatch_width == 16)
127 msg_control = BRW_DATAPORT_RENDER_TARGET_WRITE_SIMD16_SINGLE_SOURCE;
128 else
129 msg_control = BRW_DATAPORT_RENDER_TARGET_WRITE_SIMD8_SINGLE_SOURCE_SUBSPAN01;
130
131 uint32_t surf_index =
132 prog_data->binding_table.render_target_start + inst->target;
133
134 brw_fb_WRITE(p,
135 dispatch_width,
136 base_reg,
137 implied_header,
138 msg_control,
139 surf_index,
140 nr,
141 0,
142 inst->eot,
143 inst->header_present);
144
145 brw_mark_surface_used(&prog_data->base, surf_index);
146 }
147
148 void
149 fs_generator::generate_fb_write(fs_inst *inst)
150 {
151 assert(stage == MESA_SHADER_FRAGMENT);
152 gl_fragment_program *fp = (gl_fragment_program *) prog;
153 struct brw_reg implied_header;
154
155 assert(stage == MESA_SHADER_FRAGMENT);
156 brw_wm_prog_data *prog_data = (brw_wm_prog_data*) this->prog_data;
157 const brw_wm_prog_key * const key = (brw_wm_prog_key * const) this->key;
158
159 /* Header is 2 regs, g0 and g1 are the contents. g0 will be implied
160 * move, here's g1.
161 */
162 if (inst->header_present) {
163 brw_push_insn_state(p);
164 brw_set_default_mask_control(p, BRW_MASK_DISABLE);
165 brw_set_default_predicate_control(p, BRW_PREDICATE_NONE);
166 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
167 brw_set_default_flag_reg(p, 0, 0);
168
169 /* On HSW, the GPU will use the predicate on SENDC, unless the header is
170 * present.
171 */
172 if (prog_data->uses_kill || key->alpha_test_func) {
173 struct brw_reg pixel_mask;
174
175 if (brw->gen >= 6)
176 pixel_mask = retype(brw_vec1_grf(1, 7), BRW_REGISTER_TYPE_UW);
177 else
178 pixel_mask = retype(brw_vec1_grf(0, 0), BRW_REGISTER_TYPE_UW);
179
180 brw_MOV(p, pixel_mask, brw_flag_reg(0, 1));
181 }
182
183 if (brw->gen >= 6) {
184 brw_set_default_compression_control(p, BRW_COMPRESSION_COMPRESSED);
185 brw_MOV(p,
186 retype(brw_message_reg(inst->base_mrf), BRW_REGISTER_TYPE_UD),
187 retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD));
188 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
189
190 if (inst->target > 0 && key->replicate_alpha) {
191 /* Set "Source0 Alpha Present to RenderTarget" bit in message
192 * header.
193 */
194 brw_OR(p,
195 vec1(retype(brw_message_reg(inst->base_mrf), BRW_REGISTER_TYPE_UD)),
196 vec1(retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD)),
197 brw_imm_ud(0x1 << 11));
198 }
199
200 if (inst->target > 0) {
201 /* Set the render target index for choosing BLEND_STATE. */
202 brw_MOV(p, retype(brw_vec1_reg(BRW_MESSAGE_REGISTER_FILE,
203 inst->base_mrf, 2),
204 BRW_REGISTER_TYPE_UD),
205 brw_imm_ud(inst->target));
206 }
207
208 implied_header = brw_null_reg();
209 } else {
210 implied_header = retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UW);
211 }
212
213 brw_pop_insn_state(p);
214 } else {
215 implied_header = brw_null_reg();
216 }
217
218 if (!runtime_check_aads_emit) {
219 fire_fb_write(inst, inst->base_mrf, implied_header, inst->mlen);
220 } else {
221 /* This can only happen in gen < 6 */
222 assert(brw->gen < 6);
223
224 struct brw_reg v1_null_ud = vec1(retype(brw_null_reg(), BRW_REGISTER_TYPE_UD));
225
226 /* Check runtime bit to detect if we have to send AA data or not */
227 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
228 brw_AND(p,
229 v1_null_ud,
230 retype(brw_vec1_grf(1, 6), BRW_REGISTER_TYPE_UD),
231 brw_imm_ud(1<<26));
232 brw_inst_set_cond_modifier(brw, brw_last_inst, BRW_CONDITIONAL_NZ);
233
234 int jmp = brw_JMPI(p, brw_imm_ud(0), BRW_PREDICATE_NORMAL) - p->store;
235 brw_inst_set_exec_size(brw, brw_last_inst, BRW_EXECUTE_1);
236 {
237 /* Don't send AA data */
238 fire_fb_write(inst, inst->base_mrf+1, implied_header, inst->mlen-1);
239 }
240 brw_land_fwd_jump(p, jmp);
241 fire_fb_write(inst, inst->base_mrf, implied_header, inst->mlen);
242 }
243 }
244
245 void
246 fs_generator::generate_blorp_fb_write(fs_inst *inst)
247 {
248 brw_fb_WRITE(p,
249 16 /* dispatch_width */,
250 inst->base_mrf,
251 brw_reg_from_fs_reg(&inst->src[0]),
252 BRW_DATAPORT_RENDER_TARGET_WRITE_SIMD16_SINGLE_SOURCE,
253 inst->target,
254 inst->mlen,
255 0,
256 true,
257 inst->header_present);
258 }
259
260 /* Computes the integer pixel x,y values from the origin.
261 *
262 * This is the basis of gl_FragCoord computation, but is also used
263 * pre-gen6 for computing the deltas from v0 for computing
264 * interpolation.
265 */
266 void
267 fs_generator::generate_pixel_xy(struct brw_reg dst, bool is_x)
268 {
269 struct brw_reg g1_uw = retype(brw_vec1_grf(1, 0), BRW_REGISTER_TYPE_UW);
270 struct brw_reg src;
271 struct brw_reg deltas;
272
273 if (is_x) {
274 src = stride(suboffset(g1_uw, 4), 2, 4, 0);
275 deltas = brw_imm_v(0x10101010);
276 } else {
277 src = stride(suboffset(g1_uw, 5), 2, 4, 0);
278 deltas = brw_imm_v(0x11001100);
279 }
280
281 if (dispatch_width == 16) {
282 dst = vec16(dst);
283 }
284
285 /* We do this SIMD8 or SIMD16, but since the destination is UW we
286 * don't do compression in the SIMD16 case.
287 */
288 brw_push_insn_state(p);
289 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
290 brw_ADD(p, dst, src, deltas);
291 brw_pop_insn_state(p);
292 }
293
294 void
295 fs_generator::generate_linterp(fs_inst *inst,
296 struct brw_reg dst, struct brw_reg *src)
297 {
298 struct brw_reg delta_x = src[0];
299 struct brw_reg delta_y = src[1];
300 struct brw_reg interp = src[2];
301
302 if (brw->has_pln &&
303 delta_y.nr == delta_x.nr + 1 &&
304 (brw->gen >= 6 || (delta_x.nr & 1) == 0)) {
305 brw_PLN(p, dst, interp, delta_x);
306 } else {
307 brw_LINE(p, brw_null_reg(), interp, delta_x);
308 brw_MAC(p, dst, suboffset(interp, 1), delta_y);
309 }
310 }
311
312 void
313 fs_generator::generate_math_gen6(fs_inst *inst,
314 struct brw_reg dst,
315 struct brw_reg src0,
316 struct brw_reg src1)
317 {
318 int op = brw_math_function(inst->opcode);
319 bool binop = src1.file != BRW_ARCHITECTURE_REGISTER_FILE;
320
321 if (dispatch_width == 8) {
322 gen6_math(p, dst, op, src0, src1);
323 } else if (dispatch_width == 16) {
324 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
325 gen6_math(p, firsthalf(dst), op, firsthalf(src0), firsthalf(src1));
326 brw_set_default_compression_control(p, BRW_COMPRESSION_2NDHALF);
327 gen6_math(p, sechalf(dst), op, sechalf(src0),
328 binop ? sechalf(src1) : brw_null_reg());
329 brw_set_default_compression_control(p, BRW_COMPRESSION_COMPRESSED);
330 }
331 }
332
333 void
334 fs_generator::generate_math_gen4(fs_inst *inst,
335 struct brw_reg dst,
336 struct brw_reg src)
337 {
338 int op = brw_math_function(inst->opcode);
339
340 assert(inst->mlen >= 1);
341
342 if (dispatch_width == 8) {
343 gen4_math(p, dst,
344 op,
345 inst->base_mrf, src,
346 BRW_MATH_PRECISION_FULL);
347 } else if (dispatch_width == 16) {
348 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
349 gen4_math(p, firsthalf(dst),
350 op,
351 inst->base_mrf, firsthalf(src),
352 BRW_MATH_PRECISION_FULL);
353 brw_set_default_compression_control(p, BRW_COMPRESSION_2NDHALF);
354 gen4_math(p, sechalf(dst),
355 op,
356 inst->base_mrf + 1, sechalf(src),
357 BRW_MATH_PRECISION_FULL);
358
359 brw_set_default_compression_control(p, BRW_COMPRESSION_COMPRESSED);
360 }
361 }
362
363 void
364 fs_generator::generate_math_g45(fs_inst *inst,
365 struct brw_reg dst,
366 struct brw_reg src)
367 {
368 if (inst->opcode == SHADER_OPCODE_POW ||
369 inst->opcode == SHADER_OPCODE_INT_QUOTIENT ||
370 inst->opcode == SHADER_OPCODE_INT_REMAINDER) {
371 generate_math_gen4(inst, dst, src);
372 return;
373 }
374
375 int op = brw_math_function(inst->opcode);
376
377 assert(inst->mlen >= 1);
378
379 gen4_math(p, dst,
380 op,
381 inst->base_mrf, src,
382 BRW_MATH_PRECISION_FULL);
383 }
384
385 void
386 fs_generator::generate_tex(fs_inst *inst, struct brw_reg dst, struct brw_reg src,
387 struct brw_reg sampler_index)
388 {
389 int msg_type = -1;
390 int rlen = 4;
391 uint32_t simd_mode;
392 uint32_t return_format;
393
394 switch (dst.type) {
395 case BRW_REGISTER_TYPE_D:
396 return_format = BRW_SAMPLER_RETURN_FORMAT_SINT32;
397 break;
398 case BRW_REGISTER_TYPE_UD:
399 return_format = BRW_SAMPLER_RETURN_FORMAT_UINT32;
400 break;
401 default:
402 return_format = BRW_SAMPLER_RETURN_FORMAT_FLOAT32;
403 break;
404 }
405
406 switch (inst->exec_size) {
407 case 8:
408 simd_mode = BRW_SAMPLER_SIMD_MODE_SIMD8;
409 break;
410 case 16:
411 simd_mode = BRW_SAMPLER_SIMD_MODE_SIMD16;
412 break;
413 default:
414 unreachable("Invalid width for texture instruction");
415 }
416
417 if (brw->gen >= 5) {
418 switch (inst->opcode) {
419 case SHADER_OPCODE_TEX:
420 if (inst->shadow_compare) {
421 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE_COMPARE;
422 } else {
423 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE;
424 }
425 break;
426 case FS_OPCODE_TXB:
427 if (inst->shadow_compare) {
428 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE_BIAS_COMPARE;
429 } else {
430 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE_BIAS;
431 }
432 break;
433 case SHADER_OPCODE_TXL:
434 if (inst->shadow_compare) {
435 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE_LOD_COMPARE;
436 } else {
437 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE_LOD;
438 }
439 break;
440 case SHADER_OPCODE_TXS:
441 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE_RESINFO;
442 break;
443 case SHADER_OPCODE_TXD:
444 if (inst->shadow_compare) {
445 /* Gen7.5+. Otherwise, lowered by brw_lower_texture_gradients(). */
446 assert(brw->gen >= 8 || brw->is_haswell);
447 msg_type = HSW_SAMPLER_MESSAGE_SAMPLE_DERIV_COMPARE;
448 } else {
449 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE_DERIVS;
450 }
451 break;
452 case SHADER_OPCODE_TXF:
453 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE_LD;
454 break;
455 case SHADER_OPCODE_TXF_CMS:
456 if (brw->gen >= 7)
457 msg_type = GEN7_SAMPLER_MESSAGE_SAMPLE_LD2DMS;
458 else
459 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE_LD;
460 break;
461 case SHADER_OPCODE_TXF_UMS:
462 assert(brw->gen >= 7);
463 msg_type = GEN7_SAMPLER_MESSAGE_SAMPLE_LD2DSS;
464 break;
465 case SHADER_OPCODE_TXF_MCS:
466 assert(brw->gen >= 7);
467 msg_type = GEN7_SAMPLER_MESSAGE_SAMPLE_LD_MCS;
468 break;
469 case SHADER_OPCODE_LOD:
470 msg_type = GEN5_SAMPLER_MESSAGE_LOD;
471 break;
472 case SHADER_OPCODE_TG4:
473 if (inst->shadow_compare) {
474 assert(brw->gen >= 7);
475 msg_type = GEN7_SAMPLER_MESSAGE_SAMPLE_GATHER4_C;
476 } else {
477 assert(brw->gen >= 6);
478 msg_type = GEN7_SAMPLER_MESSAGE_SAMPLE_GATHER4;
479 }
480 break;
481 case SHADER_OPCODE_TG4_OFFSET:
482 assert(brw->gen >= 7);
483 if (inst->shadow_compare) {
484 msg_type = GEN7_SAMPLER_MESSAGE_SAMPLE_GATHER4_PO_C;
485 } else {
486 msg_type = GEN7_SAMPLER_MESSAGE_SAMPLE_GATHER4_PO;
487 }
488 break;
489 default:
490 unreachable("not reached");
491 }
492 } else {
493 switch (inst->opcode) {
494 case SHADER_OPCODE_TEX:
495 /* Note that G45 and older determines shadow compare and dispatch width
496 * from message length for most messages.
497 */
498 assert(dispatch_width == 8);
499 msg_type = BRW_SAMPLER_MESSAGE_SIMD8_SAMPLE;
500 if (inst->shadow_compare) {
501 assert(inst->mlen == 6);
502 } else {
503 assert(inst->mlen <= 4);
504 }
505 break;
506 case FS_OPCODE_TXB:
507 if (inst->shadow_compare) {
508 assert(inst->mlen == 6);
509 msg_type = BRW_SAMPLER_MESSAGE_SIMD8_SAMPLE_BIAS_COMPARE;
510 } else {
511 assert(inst->mlen == 9);
512 msg_type = BRW_SAMPLER_MESSAGE_SIMD16_SAMPLE_BIAS;
513 simd_mode = BRW_SAMPLER_SIMD_MODE_SIMD16;
514 }
515 break;
516 case SHADER_OPCODE_TXL:
517 if (inst->shadow_compare) {
518 assert(inst->mlen == 6);
519 msg_type = BRW_SAMPLER_MESSAGE_SIMD8_SAMPLE_LOD_COMPARE;
520 } else {
521 assert(inst->mlen == 9);
522 msg_type = BRW_SAMPLER_MESSAGE_SIMD16_SAMPLE_LOD;
523 simd_mode = BRW_SAMPLER_SIMD_MODE_SIMD16;
524 }
525 break;
526 case SHADER_OPCODE_TXD:
527 /* There is no sample_d_c message; comparisons are done manually */
528 assert(inst->mlen == 7 || inst->mlen == 10);
529 msg_type = BRW_SAMPLER_MESSAGE_SIMD8_SAMPLE_GRADIENTS;
530 break;
531 case SHADER_OPCODE_TXF:
532 assert(inst->mlen == 9);
533 msg_type = BRW_SAMPLER_MESSAGE_SIMD16_LD;
534 simd_mode = BRW_SAMPLER_SIMD_MODE_SIMD16;
535 break;
536 case SHADER_OPCODE_TXS:
537 assert(inst->mlen == 3);
538 msg_type = BRW_SAMPLER_MESSAGE_SIMD16_RESINFO;
539 simd_mode = BRW_SAMPLER_SIMD_MODE_SIMD16;
540 break;
541 default:
542 unreachable("not reached");
543 }
544 }
545 assert(msg_type != -1);
546
547 if (simd_mode == BRW_SAMPLER_SIMD_MODE_SIMD16) {
548 rlen = 8;
549 dst = vec16(dst);
550 }
551
552 assert(brw->gen < 7 || !inst->header_present ||
553 src.file == BRW_GENERAL_REGISTER_FILE);
554
555 assert(sampler_index.type == BRW_REGISTER_TYPE_UD);
556
557 /* Load the message header if present. If there's a texture offset,
558 * we need to set it up explicitly and load the offset bitfield.
559 * Otherwise, we can use an implied move from g0 to the first message reg.
560 */
561 if (inst->header_present) {
562 if (brw->gen < 6 && !inst->texture_offset) {
563 /* Set up an implied move from g0 to the MRF. */
564 src = retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UW);
565 } else {
566 struct brw_reg header_reg;
567
568 if (brw->gen >= 7) {
569 header_reg = src;
570 } else {
571 assert(inst->base_mrf != -1);
572 header_reg = brw_message_reg(inst->base_mrf);
573 }
574
575 brw_push_insn_state(p);
576 brw_set_default_mask_control(p, BRW_MASK_DISABLE);
577 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
578 /* Explicitly set up the message header by copying g0 to the MRF. */
579 brw_MOV(p, header_reg, brw_vec8_grf(0, 0));
580
581 if (inst->texture_offset) {
582 /* Set the offset bits in DWord 2. */
583 brw_MOV(p, get_element_ud(header_reg, 2),
584 brw_imm_ud(inst->texture_offset));
585 }
586
587 brw_adjust_sampler_state_pointer(p, header_reg, sampler_index, dst);
588 brw_pop_insn_state(p);
589 }
590 }
591
592 uint32_t base_binding_table_index = (inst->opcode == SHADER_OPCODE_TG4 ||
593 inst->opcode == SHADER_OPCODE_TG4_OFFSET)
594 ? prog_data->binding_table.gather_texture_start
595 : prog_data->binding_table.texture_start;
596
597 if (sampler_index.file == BRW_IMMEDIATE_VALUE) {
598 uint32_t sampler = sampler_index.dw1.ud;
599
600 brw_SAMPLE(p,
601 retype(dst, BRW_REGISTER_TYPE_UW),
602 inst->base_mrf,
603 src,
604 sampler + base_binding_table_index,
605 sampler % 16,
606 msg_type,
607 rlen,
608 inst->mlen,
609 inst->header_present,
610 simd_mode,
611 return_format);
612
613 brw_mark_surface_used(prog_data, sampler + base_binding_table_index);
614 } else {
615 /* Non-const sampler index */
616 /* Note: this clobbers `dst` as a temporary before emitting the send */
617
618 struct brw_reg addr = vec1(retype(brw_address_reg(0), BRW_REGISTER_TYPE_UD));
619 struct brw_reg temp = vec1(retype(dst, BRW_REGISTER_TYPE_UD));
620
621 struct brw_reg sampler_reg = vec1(retype(sampler_index, BRW_REGISTER_TYPE_UD));
622
623 brw_push_insn_state(p);
624 brw_set_default_mask_control(p, BRW_MASK_DISABLE);
625 brw_set_default_access_mode(p, BRW_ALIGN_1);
626
627 /* Some care required: `sampler` and `temp` may alias:
628 * addr = sampler & 0xff
629 * temp = (sampler << 8) & 0xf00
630 * addr = addr | temp
631 */
632 brw_ADD(p, addr, sampler_reg, brw_imm_ud(base_binding_table_index));
633 brw_SHL(p, temp, sampler_reg, brw_imm_ud(8u));
634 brw_AND(p, temp, temp, brw_imm_ud(0x0f00));
635 brw_AND(p, addr, addr, brw_imm_ud(0x0ff));
636 brw_OR(p, addr, addr, temp);
637
638 /* a0.0 |= <descriptor> */
639 brw_inst *insn_or = brw_next_insn(p, BRW_OPCODE_OR);
640 brw_set_sampler_message(p, insn_or,
641 0 /* surface */,
642 0 /* sampler */,
643 msg_type,
644 rlen,
645 inst->mlen /* mlen */,
646 inst->header_present /* header */,
647 simd_mode,
648 return_format);
649 brw_inst_set_exec_size(p->brw, insn_or, BRW_EXECUTE_1);
650 brw_inst_set_src1_reg_type(p->brw, insn_or, BRW_REGISTER_TYPE_UD);
651 brw_set_src0(p, insn_or, addr);
652 brw_set_dest(p, insn_or, addr);
653
654
655 /* dst = send(offset, a0.0) */
656 brw_inst *insn_send = brw_next_insn(p, BRW_OPCODE_SEND);
657 brw_set_dest(p, insn_send, dst);
658 brw_set_src0(p, insn_send, src);
659 brw_set_indirect_send_descriptor(p, insn_send, BRW_SFID_SAMPLER, addr);
660
661 brw_pop_insn_state(p);
662
663 /* visitor knows more than we do about the surface limit required,
664 * so has already done marking.
665 */
666 }
667 }
668
669
670 /* For OPCODE_DDX and OPCODE_DDY, per channel of output we've got input
671 * looking like:
672 *
673 * arg0: ss0.tl ss0.tr ss0.bl ss0.br ss1.tl ss1.tr ss1.bl ss1.br
674 *
675 * Ideally, we want to produce:
676 *
677 * DDX DDY
678 * dst: (ss0.tr - ss0.tl) (ss0.tl - ss0.bl)
679 * (ss0.tr - ss0.tl) (ss0.tr - ss0.br)
680 * (ss0.br - ss0.bl) (ss0.tl - ss0.bl)
681 * (ss0.br - ss0.bl) (ss0.tr - ss0.br)
682 * (ss1.tr - ss1.tl) (ss1.tl - ss1.bl)
683 * (ss1.tr - ss1.tl) (ss1.tr - ss1.br)
684 * (ss1.br - ss1.bl) (ss1.tl - ss1.bl)
685 * (ss1.br - ss1.bl) (ss1.tr - ss1.br)
686 *
687 * and add another set of two more subspans if in 16-pixel dispatch mode.
688 *
689 * For DDX, it ends up being easy: width = 2, horiz=0 gets us the same result
690 * for each pair, and vertstride = 2 jumps us 2 elements after processing a
691 * pair. But the ideal approximation may impose a huge performance cost on
692 * sample_d. On at least Haswell, sample_d instruction does some
693 * optimizations if the same LOD is used for all pixels in the subspan.
694 *
695 * For DDY, we need to use ALIGN16 mode since it's capable of doing the
696 * appropriate swizzling.
697 */
698 void
699 fs_generator::generate_ddx(fs_inst *inst, struct brw_reg dst, struct brw_reg src,
700 struct brw_reg quality)
701 {
702 unsigned vstride, width;
703 assert(quality.file == BRW_IMMEDIATE_VALUE);
704 assert(quality.type == BRW_REGISTER_TYPE_D);
705
706 assert(stage == MESA_SHADER_FRAGMENT);
707 const brw_wm_prog_key * const key = (brw_wm_prog_key * const) this->key;
708
709 int quality_value = quality.dw1.d;
710
711 if (quality_value == BRW_DERIVATIVE_FINE ||
712 (key->high_quality_derivatives && quality_value != BRW_DERIVATIVE_COARSE)) {
713 /* produce accurate derivatives */
714 vstride = BRW_VERTICAL_STRIDE_2;
715 width = BRW_WIDTH_2;
716 }
717 else {
718 /* replicate the derivative at the top-left pixel to other pixels */
719 vstride = BRW_VERTICAL_STRIDE_4;
720 width = BRW_WIDTH_4;
721 }
722
723 struct brw_reg src0 = brw_reg(src.file, src.nr, 1,
724 BRW_REGISTER_TYPE_F,
725 vstride,
726 width,
727 BRW_HORIZONTAL_STRIDE_0,
728 BRW_SWIZZLE_XYZW, WRITEMASK_XYZW);
729 struct brw_reg src1 = brw_reg(src.file, src.nr, 0,
730 BRW_REGISTER_TYPE_F,
731 vstride,
732 width,
733 BRW_HORIZONTAL_STRIDE_0,
734 BRW_SWIZZLE_XYZW, WRITEMASK_XYZW);
735 brw_ADD(p, dst, src0, negate(src1));
736 }
737
738 /* The negate_value boolean is used to negate the derivative computation for
739 * FBOs, since they place the origin at the upper left instead of the lower
740 * left.
741 */
742 void
743 fs_generator::generate_ddy(fs_inst *inst, struct brw_reg dst, struct brw_reg src,
744 struct brw_reg quality, bool negate_value)
745 {
746 assert(quality.file == BRW_IMMEDIATE_VALUE);
747 assert(quality.type == BRW_REGISTER_TYPE_D);
748
749 assert(stage == MESA_SHADER_FRAGMENT);
750 const brw_wm_prog_key * const key = (brw_wm_prog_key * const) this->key;
751
752 int quality_value = quality.dw1.d;
753
754 if (quality_value == BRW_DERIVATIVE_FINE ||
755 (key->high_quality_derivatives && quality_value != BRW_DERIVATIVE_COARSE)) {
756 /* From the Ivy Bridge PRM, volume 4 part 3, section 3.3.9 (Register
757 * Region Restrictions):
758 *
759 * In Align16 access mode, SIMD16 is not allowed for DW operations
760 * and SIMD8 is not allowed for DF operations.
761 *
762 * In this context, "DW operations" means "operations acting on 32-bit
763 * values", so it includes operations on floats.
764 *
765 * Gen4 has a similar restriction. From the i965 PRM, section 11.5.3
766 * (Instruction Compression -> Rules and Restrictions):
767 *
768 * A compressed instruction must be in Align1 access mode. Align16
769 * mode instructions cannot be compressed.
770 *
771 * Similar text exists in the g45 PRM.
772 *
773 * On these platforms, if we're building a SIMD16 shader, we need to
774 * manually unroll to a pair of SIMD8 instructions.
775 */
776 bool unroll_to_simd8 =
777 (dispatch_width == 16 &&
778 (brw->gen == 4 || (brw->gen == 7 && !brw->is_haswell)));
779
780 /* produce accurate derivatives */
781 struct brw_reg src0 = brw_reg(src.file, src.nr, 0,
782 BRW_REGISTER_TYPE_F,
783 BRW_VERTICAL_STRIDE_4,
784 BRW_WIDTH_4,
785 BRW_HORIZONTAL_STRIDE_1,
786 BRW_SWIZZLE_XYXY, WRITEMASK_XYZW);
787 struct brw_reg src1 = brw_reg(src.file, src.nr, 0,
788 BRW_REGISTER_TYPE_F,
789 BRW_VERTICAL_STRIDE_4,
790 BRW_WIDTH_4,
791 BRW_HORIZONTAL_STRIDE_1,
792 BRW_SWIZZLE_ZWZW, WRITEMASK_XYZW);
793 brw_push_insn_state(p);
794 brw_set_default_access_mode(p, BRW_ALIGN_16);
795 if (unroll_to_simd8) {
796 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
797 if (negate_value) {
798 brw_ADD(p, firsthalf(dst), firsthalf(src1), negate(firsthalf(src0)));
799 brw_set_default_compression_control(p, BRW_COMPRESSION_2NDHALF);
800 brw_ADD(p, sechalf(dst), sechalf(src1), negate(sechalf(src0)));
801 } else {
802 brw_ADD(p, firsthalf(dst), firsthalf(src0), negate(firsthalf(src1)));
803 brw_set_default_compression_control(p, BRW_COMPRESSION_2NDHALF);
804 brw_ADD(p, sechalf(dst), sechalf(src0), negate(sechalf(src1)));
805 }
806 } else {
807 if (negate_value)
808 brw_ADD(p, dst, src1, negate(src0));
809 else
810 brw_ADD(p, dst, src0, negate(src1));
811 }
812 brw_pop_insn_state(p);
813 } else {
814 /* replicate the derivative at the top-left pixel to other pixels */
815 struct brw_reg src0 = brw_reg(src.file, src.nr, 0,
816 BRW_REGISTER_TYPE_F,
817 BRW_VERTICAL_STRIDE_4,
818 BRW_WIDTH_4,
819 BRW_HORIZONTAL_STRIDE_0,
820 BRW_SWIZZLE_XYZW, WRITEMASK_XYZW);
821 struct brw_reg src1 = brw_reg(src.file, src.nr, 2,
822 BRW_REGISTER_TYPE_F,
823 BRW_VERTICAL_STRIDE_4,
824 BRW_WIDTH_4,
825 BRW_HORIZONTAL_STRIDE_0,
826 BRW_SWIZZLE_XYZW, WRITEMASK_XYZW);
827 if (negate_value)
828 brw_ADD(p, dst, src1, negate(src0));
829 else
830 brw_ADD(p, dst, src0, negate(src1));
831 }
832 }
833
834 void
835 fs_generator::generate_discard_jump(fs_inst *inst)
836 {
837 assert(brw->gen >= 6);
838
839 /* This HALT will be patched up at FB write time to point UIP at the end of
840 * the program, and at brw_uip_jip() JIP will be set to the end of the
841 * current block (or the program).
842 */
843 this->discard_halt_patches.push_tail(new(mem_ctx) ip_record(p->nr_insn));
844
845 brw_push_insn_state(p);
846 brw_set_default_mask_control(p, BRW_MASK_DISABLE);
847 gen6_HALT(p);
848 brw_pop_insn_state(p);
849 }
850
851 void
852 fs_generator::generate_scratch_write(fs_inst *inst, struct brw_reg src)
853 {
854 assert(inst->mlen != 0);
855
856 brw_MOV(p,
857 retype(brw_message_reg(inst->base_mrf + 1), BRW_REGISTER_TYPE_UD),
858 retype(src, BRW_REGISTER_TYPE_UD));
859 brw_oword_block_write_scratch(p, brw_message_reg(inst->base_mrf),
860 dispatch_width / 8, inst->offset);
861 }
862
863 void
864 fs_generator::generate_scratch_read(fs_inst *inst, struct brw_reg dst)
865 {
866 assert(inst->mlen != 0);
867
868 brw_oword_block_read_scratch(p, dst, brw_message_reg(inst->base_mrf),
869 dispatch_width / 8, inst->offset);
870 }
871
872 void
873 fs_generator::generate_scratch_read_gen7(fs_inst *inst, struct brw_reg dst)
874 {
875 gen7_block_read_scratch(p, dst, dispatch_width / 8, inst->offset);
876 }
877
878 void
879 fs_generator::generate_uniform_pull_constant_load(fs_inst *inst,
880 struct brw_reg dst,
881 struct brw_reg index,
882 struct brw_reg offset)
883 {
884 assert(inst->mlen != 0);
885
886 assert(index.file == BRW_IMMEDIATE_VALUE &&
887 index.type == BRW_REGISTER_TYPE_UD);
888 uint32_t surf_index = index.dw1.ud;
889
890 assert(offset.file == BRW_IMMEDIATE_VALUE &&
891 offset.type == BRW_REGISTER_TYPE_UD);
892 uint32_t read_offset = offset.dw1.ud;
893
894 brw_oword_block_read(p, dst, brw_message_reg(inst->base_mrf),
895 read_offset, surf_index);
896
897 brw_mark_surface_used(prog_data, surf_index);
898 }
899
900 void
901 fs_generator::generate_uniform_pull_constant_load_gen7(fs_inst *inst,
902 struct brw_reg dst,
903 struct brw_reg index,
904 struct brw_reg offset)
905 {
906 assert(inst->mlen == 0);
907 assert(index.type == BRW_REGISTER_TYPE_UD);
908
909 assert(offset.file == BRW_GENERAL_REGISTER_FILE);
910 /* Reference just the dword we need, to avoid angering validate_reg(). */
911 offset = brw_vec1_grf(offset.nr, 0);
912
913 /* We use the SIMD4x2 mode because we want to end up with 4 components in
914 * the destination loaded consecutively from the same offset (which appears
915 * in the first component, and the rest are ignored).
916 */
917 dst.width = BRW_WIDTH_4;
918
919 if (index.file == BRW_IMMEDIATE_VALUE) {
920
921 uint32_t surf_index = index.dw1.ud;
922
923 brw_push_insn_state(p);
924 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
925 brw_set_default_mask_control(p, BRW_MASK_DISABLE);
926 brw_inst *send = brw_next_insn(p, BRW_OPCODE_SEND);
927 brw_pop_insn_state(p);
928
929 brw_set_dest(p, send, dst);
930 brw_set_src0(p, send, offset);
931 brw_set_sampler_message(p, send,
932 surf_index,
933 0, /* LD message ignores sampler unit */
934 GEN5_SAMPLER_MESSAGE_SAMPLE_LD,
935 1, /* rlen */
936 1, /* mlen */
937 false, /* no header */
938 BRW_SAMPLER_SIMD_MODE_SIMD4X2,
939 0);
940
941 brw_mark_surface_used(prog_data, surf_index);
942
943 } else {
944
945 struct brw_reg addr = vec1(retype(brw_address_reg(0), BRW_REGISTER_TYPE_UD));
946
947 brw_push_insn_state(p);
948 brw_set_default_mask_control(p, BRW_MASK_DISABLE);
949 brw_set_default_access_mode(p, BRW_ALIGN_1);
950
951 /* a0.0 = surf_index & 0xff */
952 brw_inst *insn_and = brw_next_insn(p, BRW_OPCODE_AND);
953 brw_inst_set_exec_size(p->brw, insn_and, BRW_EXECUTE_1);
954 brw_set_dest(p, insn_and, addr);
955 brw_set_src0(p, insn_and, vec1(retype(index, BRW_REGISTER_TYPE_UD)));
956 brw_set_src1(p, insn_and, brw_imm_ud(0x0ff));
957
958
959 /* a0.0 |= <descriptor> */
960 brw_inst *insn_or = brw_next_insn(p, BRW_OPCODE_OR);
961 brw_set_sampler_message(p, insn_or,
962 0 /* surface */,
963 0 /* sampler */,
964 GEN5_SAMPLER_MESSAGE_SAMPLE_LD,
965 1 /* rlen */,
966 1 /* mlen */,
967 false /* header */,
968 BRW_SAMPLER_SIMD_MODE_SIMD4X2,
969 0);
970 brw_inst_set_exec_size(p->brw, insn_or, BRW_EXECUTE_1);
971 brw_inst_set_src1_reg_type(p->brw, insn_or, BRW_REGISTER_TYPE_UD);
972 brw_set_src0(p, insn_or, addr);
973 brw_set_dest(p, insn_or, addr);
974
975
976 /* dst = send(offset, a0.0) */
977 brw_inst *insn_send = brw_next_insn(p, BRW_OPCODE_SEND);
978 brw_set_dest(p, insn_send, dst);
979 brw_set_src0(p, insn_send, offset);
980 brw_set_indirect_send_descriptor(p, insn_send, BRW_SFID_SAMPLER, addr);
981
982 brw_pop_insn_state(p);
983
984 /* visitor knows more than we do about the surface limit required,
985 * so has already done marking.
986 */
987
988 }
989 }
990
991 void
992 fs_generator::generate_varying_pull_constant_load(fs_inst *inst,
993 struct brw_reg dst,
994 struct brw_reg index,
995 struct brw_reg offset)
996 {
997 assert(brw->gen < 7); /* Should use the gen7 variant. */
998 assert(inst->header_present);
999 assert(inst->mlen);
1000
1001 assert(index.file == BRW_IMMEDIATE_VALUE &&
1002 index.type == BRW_REGISTER_TYPE_UD);
1003 uint32_t surf_index = index.dw1.ud;
1004
1005 uint32_t simd_mode, rlen, msg_type;
1006 if (dispatch_width == 16) {
1007 simd_mode = BRW_SAMPLER_SIMD_MODE_SIMD16;
1008 rlen = 8;
1009 } else {
1010 simd_mode = BRW_SAMPLER_SIMD_MODE_SIMD8;
1011 rlen = 4;
1012 }
1013
1014 if (brw->gen >= 5)
1015 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE_LD;
1016 else {
1017 /* We always use the SIMD16 message so that we only have to load U, and
1018 * not V or R.
1019 */
1020 msg_type = BRW_SAMPLER_MESSAGE_SIMD16_LD;
1021 assert(inst->mlen == 3);
1022 assert(inst->regs_written == 8);
1023 rlen = 8;
1024 simd_mode = BRW_SAMPLER_SIMD_MODE_SIMD16;
1025 }
1026
1027 struct brw_reg offset_mrf = retype(brw_message_reg(inst->base_mrf + 1),
1028 BRW_REGISTER_TYPE_D);
1029 brw_MOV(p, offset_mrf, offset);
1030
1031 struct brw_reg header = brw_vec8_grf(0, 0);
1032 gen6_resolve_implied_move(p, &header, inst->base_mrf);
1033
1034 brw_inst *send = brw_next_insn(p, BRW_OPCODE_SEND);
1035 brw_inst_set_qtr_control(brw, send, BRW_COMPRESSION_NONE);
1036 brw_set_dest(p, send, retype(dst, BRW_REGISTER_TYPE_UW));
1037 brw_set_src0(p, send, header);
1038 if (brw->gen < 6)
1039 brw_inst_set_base_mrf(brw, send, inst->base_mrf);
1040
1041 /* Our surface is set up as floats, regardless of what actual data is
1042 * stored in it.
1043 */
1044 uint32_t return_format = BRW_SAMPLER_RETURN_FORMAT_FLOAT32;
1045 brw_set_sampler_message(p, send,
1046 surf_index,
1047 0, /* sampler (unused) */
1048 msg_type,
1049 rlen,
1050 inst->mlen,
1051 inst->header_present,
1052 simd_mode,
1053 return_format);
1054
1055 brw_mark_surface_used(prog_data, surf_index);
1056 }
1057
1058 void
1059 fs_generator::generate_varying_pull_constant_load_gen7(fs_inst *inst,
1060 struct brw_reg dst,
1061 struct brw_reg index,
1062 struct brw_reg offset)
1063 {
1064 assert(brw->gen >= 7);
1065 /* Varying-offset pull constant loads are treated as a normal expression on
1066 * gen7, so the fact that it's a send message is hidden at the IR level.
1067 */
1068 assert(!inst->header_present);
1069 assert(!inst->mlen);
1070 assert(index.type == BRW_REGISTER_TYPE_UD);
1071
1072 uint32_t simd_mode, rlen, mlen;
1073 if (dispatch_width == 16) {
1074 mlen = 2;
1075 rlen = 8;
1076 simd_mode = BRW_SAMPLER_SIMD_MODE_SIMD16;
1077 } else {
1078 mlen = 1;
1079 rlen = 4;
1080 simd_mode = BRW_SAMPLER_SIMD_MODE_SIMD8;
1081 }
1082
1083 if (index.file == BRW_IMMEDIATE_VALUE) {
1084
1085 uint32_t surf_index = index.dw1.ud;
1086
1087 brw_inst *send = brw_next_insn(p, BRW_OPCODE_SEND);
1088 brw_set_dest(p, send, retype(dst, BRW_REGISTER_TYPE_UW));
1089 brw_set_src0(p, send, offset);
1090 brw_set_sampler_message(p, send,
1091 surf_index,
1092 0, /* LD message ignores sampler unit */
1093 GEN5_SAMPLER_MESSAGE_SAMPLE_LD,
1094 rlen,
1095 mlen,
1096 false, /* no header */
1097 simd_mode,
1098 0);
1099
1100 brw_mark_surface_used(prog_data, surf_index);
1101
1102 } else {
1103
1104 struct brw_reg addr = vec1(retype(brw_address_reg(0), BRW_REGISTER_TYPE_UD));
1105
1106 brw_push_insn_state(p);
1107 brw_set_default_mask_control(p, BRW_MASK_DISABLE);
1108 brw_set_default_access_mode(p, BRW_ALIGN_1);
1109
1110 /* a0.0 = surf_index & 0xff */
1111 brw_inst *insn_and = brw_next_insn(p, BRW_OPCODE_AND);
1112 brw_inst_set_exec_size(p->brw, insn_and, BRW_EXECUTE_1);
1113 brw_set_dest(p, insn_and, addr);
1114 brw_set_src0(p, insn_and, vec1(retype(index, BRW_REGISTER_TYPE_UD)));
1115 brw_set_src1(p, insn_and, brw_imm_ud(0x0ff));
1116
1117
1118 /* a0.0 |= <descriptor> */
1119 brw_inst *insn_or = brw_next_insn(p, BRW_OPCODE_OR);
1120 brw_set_sampler_message(p, insn_or,
1121 0 /* surface */,
1122 0 /* sampler */,
1123 GEN5_SAMPLER_MESSAGE_SAMPLE_LD,
1124 rlen /* rlen */,
1125 mlen /* mlen */,
1126 false /* header */,
1127 simd_mode,
1128 0);
1129 brw_inst_set_exec_size(p->brw, insn_or, BRW_EXECUTE_1);
1130 brw_inst_set_src1_reg_type(p->brw, insn_or, BRW_REGISTER_TYPE_UD);
1131 brw_set_src0(p, insn_or, addr);
1132 brw_set_dest(p, insn_or, addr);
1133
1134
1135 /* dst = send(offset, a0.0) */
1136 brw_inst *insn_send = brw_next_insn(p, BRW_OPCODE_SEND);
1137 brw_set_dest(p, insn_send, retype(dst, BRW_REGISTER_TYPE_UW));
1138 brw_set_src0(p, insn_send, offset);
1139 brw_set_indirect_send_descriptor(p, insn_send, BRW_SFID_SAMPLER, addr);
1140
1141 brw_pop_insn_state(p);
1142
1143 /* visitor knows more than we do about the surface limit required,
1144 * so has already done marking.
1145 */
1146 }
1147 }
1148
1149 /**
1150 * Cause the current pixel/sample mask (from R1.7 bits 15:0) to be transferred
1151 * into the flags register (f0.0).
1152 *
1153 * Used only on Gen6 and above.
1154 */
1155 void
1156 fs_generator::generate_mov_dispatch_to_flags(fs_inst *inst)
1157 {
1158 struct brw_reg flags = brw_flag_reg(0, inst->flag_subreg);
1159 struct brw_reg dispatch_mask;
1160
1161 if (brw->gen >= 6)
1162 dispatch_mask = retype(brw_vec1_grf(1, 7), BRW_REGISTER_TYPE_UW);
1163 else
1164 dispatch_mask = retype(brw_vec1_grf(0, 0), BRW_REGISTER_TYPE_UW);
1165
1166 brw_push_insn_state(p);
1167 brw_set_default_mask_control(p, BRW_MASK_DISABLE);
1168 brw_MOV(p, flags, dispatch_mask);
1169 brw_pop_insn_state(p);
1170 }
1171
1172 void
1173 fs_generator::generate_pixel_interpolator_query(fs_inst *inst,
1174 struct brw_reg dst,
1175 struct brw_reg src,
1176 struct brw_reg msg_data,
1177 unsigned msg_type)
1178 {
1179 assert(msg_data.file == BRW_IMMEDIATE_VALUE &&
1180 msg_data.type == BRW_REGISTER_TYPE_UD);
1181
1182 brw_pixel_interpolator_query(p,
1183 retype(dst, BRW_REGISTER_TYPE_UW),
1184 src,
1185 inst->pi_noperspective,
1186 msg_type,
1187 msg_data.dw1.ud,
1188 inst->mlen,
1189 inst->regs_written);
1190 }
1191
1192
1193 static uint32_t brw_file_from_reg(fs_reg *reg)
1194 {
1195 switch (reg->file) {
1196 case GRF:
1197 return BRW_GENERAL_REGISTER_FILE;
1198 case MRF:
1199 return BRW_MESSAGE_REGISTER_FILE;
1200 case IMM:
1201 return BRW_IMMEDIATE_VALUE;
1202 default:
1203 unreachable("not reached");
1204 }
1205 }
1206
1207 struct brw_reg
1208 brw_reg_from_fs_reg(fs_reg *reg)
1209 {
1210 struct brw_reg brw_reg;
1211
1212 switch (reg->file) {
1213 case GRF:
1214 case MRF:
1215 if (reg->stride == 0) {
1216 brw_reg = brw_vec1_reg(brw_file_from_reg(reg), reg->reg, 0);
1217 } else {
1218 brw_reg = brw_vec8_reg(brw_file_from_reg(reg), reg->reg, 0);
1219 brw_reg = stride(brw_reg, 8 * reg->stride, 8, reg->stride);
1220 }
1221
1222 brw_reg = retype(brw_reg, reg->type);
1223 brw_reg = byte_offset(brw_reg, reg->subreg_offset);
1224 break;
1225 case IMM:
1226 switch (reg->type) {
1227 case BRW_REGISTER_TYPE_F:
1228 brw_reg = brw_imm_f(reg->fixed_hw_reg.dw1.f);
1229 break;
1230 case BRW_REGISTER_TYPE_D:
1231 brw_reg = brw_imm_d(reg->fixed_hw_reg.dw1.d);
1232 break;
1233 case BRW_REGISTER_TYPE_UD:
1234 brw_reg = brw_imm_ud(reg->fixed_hw_reg.dw1.ud);
1235 break;
1236 default:
1237 unreachable("not reached");
1238 }
1239 break;
1240 case HW_REG:
1241 assert(reg->type == reg->fixed_hw_reg.type);
1242 brw_reg = reg->fixed_hw_reg;
1243 break;
1244 case BAD_FILE:
1245 /* Probably unused. */
1246 brw_reg = brw_null_reg();
1247 break;
1248 case UNIFORM:
1249 unreachable("not reached");
1250 default:
1251 unreachable("not reached");
1252 }
1253 if (reg->abs)
1254 brw_reg = brw_abs(brw_reg);
1255 if (reg->negate)
1256 brw_reg = negate(brw_reg);
1257
1258 return brw_reg;
1259 }
1260
1261 /**
1262 * Sets the first word of a vgrf for gen7+ simd4x2 uniform pull constant
1263 * sampler LD messages.
1264 *
1265 * We don't want to bake it into the send message's code generation because
1266 * that means we don't get a chance to schedule the instructions.
1267 */
1268 void
1269 fs_generator::generate_set_simd4x2_offset(fs_inst *inst,
1270 struct brw_reg dst,
1271 struct brw_reg value)
1272 {
1273 assert(value.file == BRW_IMMEDIATE_VALUE);
1274
1275 brw_push_insn_state(p);
1276 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
1277 brw_set_default_mask_control(p, BRW_MASK_DISABLE);
1278 brw_MOV(p, retype(brw_vec1_reg(dst.file, dst.nr, 0), value.type), value);
1279 brw_pop_insn_state(p);
1280 }
1281
1282 /* Sets vstride=16, width=8, hstride=2 or vstride=0, width=1, hstride=0
1283 * (when mask is passed as a uniform) of register mask before moving it
1284 * to register dst.
1285 */
1286 void
1287 fs_generator::generate_set_omask(fs_inst *inst,
1288 struct brw_reg dst,
1289 struct brw_reg mask)
1290 {
1291 bool stride_8_8_1 =
1292 (mask.vstride == BRW_VERTICAL_STRIDE_8 &&
1293 mask.width == BRW_WIDTH_8 &&
1294 mask.hstride == BRW_HORIZONTAL_STRIDE_1);
1295
1296 bool stride_0_1_0 =
1297 (mask.vstride == BRW_VERTICAL_STRIDE_0 &&
1298 mask.width == BRW_WIDTH_1 &&
1299 mask.hstride == BRW_HORIZONTAL_STRIDE_0);
1300
1301 assert(stride_8_8_1 || stride_0_1_0);
1302 assert(dst.type == BRW_REGISTER_TYPE_UW);
1303
1304 if (dispatch_width == 16)
1305 dst = vec16(dst);
1306 brw_push_insn_state(p);
1307 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
1308 brw_set_default_mask_control(p, BRW_MASK_DISABLE);
1309
1310 if (stride_8_8_1) {
1311 brw_MOV(p, dst, retype(stride(mask, 16, 8, 2), dst.type));
1312 } else if (stride_0_1_0) {
1313 brw_MOV(p, dst, retype(mask, dst.type));
1314 }
1315 brw_pop_insn_state(p);
1316 }
1317
1318 /* Sets vstride=1, width=4, hstride=0 of register src1 during
1319 * the ADD instruction.
1320 */
1321 void
1322 fs_generator::generate_set_sample_id(fs_inst *inst,
1323 struct brw_reg dst,
1324 struct brw_reg src0,
1325 struct brw_reg src1)
1326 {
1327 assert(dst.type == BRW_REGISTER_TYPE_D ||
1328 dst.type == BRW_REGISTER_TYPE_UD);
1329 assert(src0.type == BRW_REGISTER_TYPE_D ||
1330 src0.type == BRW_REGISTER_TYPE_UD);
1331
1332 brw_push_insn_state(p);
1333 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
1334 brw_set_default_mask_control(p, BRW_MASK_DISABLE);
1335 struct brw_reg reg = retype(stride(src1, 1, 4, 0), BRW_REGISTER_TYPE_UW);
1336 if (dispatch_width == 8) {
1337 brw_ADD(p, dst, src0, reg);
1338 } else if (dispatch_width == 16) {
1339 brw_ADD(p, firsthalf(dst), firsthalf(src0), reg);
1340 brw_ADD(p, sechalf(dst), sechalf(src0), suboffset(reg, 2));
1341 }
1342 brw_pop_insn_state(p);
1343 }
1344
1345 /**
1346 * Change the register's data type from UD to W, doubling the strides in order
1347 * to compensate for halving the data type width.
1348 */
1349 static struct brw_reg
1350 ud_reg_to_w(struct brw_reg r)
1351 {
1352 assert(r.type == BRW_REGISTER_TYPE_UD);
1353 r.type = BRW_REGISTER_TYPE_W;
1354
1355 /* The BRW_*_STRIDE enums are defined so that incrementing the field
1356 * doubles the real stride.
1357 */
1358 if (r.hstride != 0)
1359 ++r.hstride;
1360 if (r.vstride != 0)
1361 ++r.vstride;
1362
1363 return r;
1364 }
1365
1366 void
1367 fs_generator::generate_pack_half_2x16_split(fs_inst *inst,
1368 struct brw_reg dst,
1369 struct brw_reg x,
1370 struct brw_reg y)
1371 {
1372 assert(brw->gen >= 7);
1373 assert(dst.type == BRW_REGISTER_TYPE_UD);
1374 assert(x.type == BRW_REGISTER_TYPE_F);
1375 assert(y.type == BRW_REGISTER_TYPE_F);
1376
1377 /* From the Ivybridge PRM, Vol4, Part3, Section 6.27 f32to16:
1378 *
1379 * Because this instruction does not have a 16-bit floating-point type,
1380 * the destination data type must be Word (W).
1381 *
1382 * The destination must be DWord-aligned and specify a horizontal stride
1383 * (HorzStride) of 2. The 16-bit result is stored in the lower word of
1384 * each destination channel and the upper word is not modified.
1385 */
1386 struct brw_reg dst_w = ud_reg_to_w(dst);
1387
1388 /* Give each 32-bit channel of dst the form below , where "." means
1389 * unchanged.
1390 * 0x....hhhh
1391 */
1392 brw_F32TO16(p, dst_w, y);
1393
1394 /* Now the form:
1395 * 0xhhhh0000
1396 */
1397 brw_SHL(p, dst, dst, brw_imm_ud(16u));
1398
1399 /* And, finally the form of packHalf2x16's output:
1400 * 0xhhhhllll
1401 */
1402 brw_F32TO16(p, dst_w, x);
1403 }
1404
1405 void
1406 fs_generator::generate_unpack_half_2x16_split(fs_inst *inst,
1407 struct brw_reg dst,
1408 struct brw_reg src)
1409 {
1410 assert(brw->gen >= 7);
1411 assert(dst.type == BRW_REGISTER_TYPE_F);
1412 assert(src.type == BRW_REGISTER_TYPE_UD);
1413
1414 /* From the Ivybridge PRM, Vol4, Part3, Section 6.26 f16to32:
1415 *
1416 * Because this instruction does not have a 16-bit floating-point type,
1417 * the source data type must be Word (W). The destination type must be
1418 * F (Float).
1419 */
1420 struct brw_reg src_w = ud_reg_to_w(src);
1421
1422 /* Each channel of src has the form of unpackHalf2x16's input: 0xhhhhllll.
1423 * For the Y case, we wish to access only the upper word; therefore
1424 * a 16-bit subregister offset is needed.
1425 */
1426 assert(inst->opcode == FS_OPCODE_UNPACK_HALF_2x16_SPLIT_X ||
1427 inst->opcode == FS_OPCODE_UNPACK_HALF_2x16_SPLIT_Y);
1428 if (inst->opcode == FS_OPCODE_UNPACK_HALF_2x16_SPLIT_Y)
1429 src_w.subnr += 2;
1430
1431 brw_F16TO32(p, dst, src_w);
1432 }
1433
1434 void
1435 fs_generator::generate_shader_time_add(fs_inst *inst,
1436 struct brw_reg payload,
1437 struct brw_reg offset,
1438 struct brw_reg value)
1439 {
1440 assert(brw->gen >= 7);
1441 brw_push_insn_state(p);
1442 brw_set_default_mask_control(p, true);
1443
1444 assert(payload.file == BRW_GENERAL_REGISTER_FILE);
1445 struct brw_reg payload_offset = retype(brw_vec1_grf(payload.nr, 0),
1446 offset.type);
1447 struct brw_reg payload_value = retype(brw_vec1_grf(payload.nr + 1, 0),
1448 value.type);
1449
1450 assert(offset.file == BRW_IMMEDIATE_VALUE);
1451 if (value.file == BRW_GENERAL_REGISTER_FILE) {
1452 value.width = BRW_WIDTH_1;
1453 value.hstride = BRW_HORIZONTAL_STRIDE_0;
1454 value.vstride = BRW_VERTICAL_STRIDE_0;
1455 } else {
1456 assert(value.file == BRW_IMMEDIATE_VALUE);
1457 }
1458
1459 /* Trying to deal with setup of the params from the IR is crazy in the FS8
1460 * case, and we don't really care about squeezing every bit of performance
1461 * out of this path, so we just emit the MOVs from here.
1462 */
1463 brw_MOV(p, payload_offset, offset);
1464 brw_MOV(p, payload_value, value);
1465 brw_shader_time_add(p, payload,
1466 prog_data->binding_table.shader_time_start);
1467 brw_pop_insn_state(p);
1468
1469 brw_mark_surface_used(prog_data,
1470 prog_data->binding_table.shader_time_start);
1471 }
1472
1473 void
1474 fs_generator::generate_untyped_atomic(fs_inst *inst, struct brw_reg dst,
1475 struct brw_reg atomic_op,
1476 struct brw_reg surf_index)
1477 {
1478 assert(atomic_op.file == BRW_IMMEDIATE_VALUE &&
1479 atomic_op.type == BRW_REGISTER_TYPE_UD &&
1480 surf_index.file == BRW_IMMEDIATE_VALUE &&
1481 surf_index.type == BRW_REGISTER_TYPE_UD);
1482
1483 brw_untyped_atomic(p, dst, brw_message_reg(inst->base_mrf),
1484 atomic_op.dw1.ud, surf_index.dw1.ud,
1485 inst->mlen, dispatch_width / 8);
1486
1487 brw_mark_surface_used(prog_data, surf_index.dw1.ud);
1488 }
1489
1490 void
1491 fs_generator::generate_untyped_surface_read(fs_inst *inst, struct brw_reg dst,
1492 struct brw_reg surf_index)
1493 {
1494 assert(surf_index.file == BRW_IMMEDIATE_VALUE &&
1495 surf_index.type == BRW_REGISTER_TYPE_UD);
1496
1497 brw_untyped_surface_read(p, dst, brw_message_reg(inst->base_mrf),
1498 surf_index.dw1.ud,
1499 inst->mlen, dispatch_width / 8);
1500
1501 brw_mark_surface_used(prog_data, surf_index.dw1.ud);
1502 }
1503
1504 void
1505 fs_generator::generate_code(const cfg_t *cfg)
1506 {
1507 int start_offset = p->next_insn_offset;
1508 int loop_count = 0;
1509
1510 struct annotation_info annotation;
1511 memset(&annotation, 0, sizeof(annotation));
1512
1513 foreach_block_and_inst (block, fs_inst, inst, cfg) {
1514 struct brw_reg src[3], dst;
1515 unsigned int last_insn_offset = p->next_insn_offset;
1516
1517 if (unlikely(debug_flag))
1518 annotate(brw, &annotation, cfg, inst, p->next_insn_offset);
1519
1520 for (unsigned int i = 0; i < inst->sources; i++) {
1521 src[i] = brw_reg_from_fs_reg(&inst->src[i]);
1522
1523 /* The accumulator result appears to get used for the
1524 * conditional modifier generation. When negating a UD
1525 * value, there is a 33rd bit generated for the sign in the
1526 * accumulator value, so now you can't check, for example,
1527 * equality with a 32-bit value. See piglit fs-op-neg-uvec4.
1528 */
1529 assert(!inst->conditional_mod ||
1530 inst->src[i].type != BRW_REGISTER_TYPE_UD ||
1531 !inst->src[i].negate);
1532 }
1533 dst = brw_reg_from_fs_reg(&inst->dst);
1534
1535 brw_set_default_predicate_control(p, inst->predicate);
1536 brw_set_default_predicate_inverse(p, inst->predicate_inverse);
1537 brw_set_default_flag_reg(p, 0, inst->flag_subreg);
1538 brw_set_default_saturate(p, inst->saturate);
1539 brw_set_default_mask_control(p, inst->force_writemask_all);
1540 brw_set_default_acc_write_control(p, inst->writes_accumulator);
1541
1542 switch (inst->exec_size) {
1543 case 1:
1544 case 2:
1545 case 4:
1546 assert(inst->force_writemask_all);
1547 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
1548 break;
1549 case 8:
1550 if (inst->force_sechalf) {
1551 brw_set_default_compression_control(p, BRW_COMPRESSION_2NDHALF);
1552 } else {
1553 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
1554 }
1555 break;
1556 case 16:
1557 brw_set_default_compression_control(p, BRW_COMPRESSION_COMPRESSED);
1558 break;
1559 default:
1560 unreachable(!"Invalid instruction width");
1561 }
1562
1563 switch (inst->opcode) {
1564 case BRW_OPCODE_MOV:
1565 brw_MOV(p, dst, src[0]);
1566 break;
1567 case BRW_OPCODE_ADD:
1568 brw_ADD(p, dst, src[0], src[1]);
1569 break;
1570 case BRW_OPCODE_MUL:
1571 brw_MUL(p, dst, src[0], src[1]);
1572 break;
1573 case BRW_OPCODE_AVG:
1574 brw_AVG(p, dst, src[0], src[1]);
1575 break;
1576 case BRW_OPCODE_MACH:
1577 brw_MACH(p, dst, src[0], src[1]);
1578 break;
1579
1580 case BRW_OPCODE_MAD:
1581 assert(brw->gen >= 6);
1582 brw_set_default_access_mode(p, BRW_ALIGN_16);
1583 if (dispatch_width == 16 && brw->gen < 8 && !brw->is_haswell) {
1584 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
1585 brw_MAD(p, firsthalf(dst), firsthalf(src[0]), firsthalf(src[1]), firsthalf(src[2]));
1586 brw_set_default_compression_control(p, BRW_COMPRESSION_2NDHALF);
1587 brw_MAD(p, sechalf(dst), sechalf(src[0]), sechalf(src[1]), sechalf(src[2]));
1588 brw_set_default_compression_control(p, BRW_COMPRESSION_COMPRESSED);
1589 } else {
1590 brw_MAD(p, dst, src[0], src[1], src[2]);
1591 }
1592 brw_set_default_access_mode(p, BRW_ALIGN_1);
1593 break;
1594
1595 case BRW_OPCODE_LRP:
1596 assert(brw->gen >= 6);
1597 brw_set_default_access_mode(p, BRW_ALIGN_16);
1598 if (dispatch_width == 16 && brw->gen < 8 && !brw->is_haswell) {
1599 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
1600 brw_LRP(p, firsthalf(dst), firsthalf(src[0]), firsthalf(src[1]), firsthalf(src[2]));
1601 brw_set_default_compression_control(p, BRW_COMPRESSION_2NDHALF);
1602 brw_LRP(p, sechalf(dst), sechalf(src[0]), sechalf(src[1]), sechalf(src[2]));
1603 brw_set_default_compression_control(p, BRW_COMPRESSION_COMPRESSED);
1604 } else {
1605 brw_LRP(p, dst, src[0], src[1], src[2]);
1606 }
1607 brw_set_default_access_mode(p, BRW_ALIGN_1);
1608 break;
1609
1610 case BRW_OPCODE_FRC:
1611 brw_FRC(p, dst, src[0]);
1612 break;
1613 case BRW_OPCODE_RNDD:
1614 brw_RNDD(p, dst, src[0]);
1615 break;
1616 case BRW_OPCODE_RNDE:
1617 brw_RNDE(p, dst, src[0]);
1618 break;
1619 case BRW_OPCODE_RNDZ:
1620 brw_RNDZ(p, dst, src[0]);
1621 break;
1622
1623 case BRW_OPCODE_AND:
1624 brw_AND(p, dst, src[0], src[1]);
1625 break;
1626 case BRW_OPCODE_OR:
1627 brw_OR(p, dst, src[0], src[1]);
1628 break;
1629 case BRW_OPCODE_XOR:
1630 brw_XOR(p, dst, src[0], src[1]);
1631 break;
1632 case BRW_OPCODE_NOT:
1633 brw_NOT(p, dst, src[0]);
1634 break;
1635 case BRW_OPCODE_ASR:
1636 brw_ASR(p, dst, src[0], src[1]);
1637 break;
1638 case BRW_OPCODE_SHR:
1639 brw_SHR(p, dst, src[0], src[1]);
1640 break;
1641 case BRW_OPCODE_SHL:
1642 brw_SHL(p, dst, src[0], src[1]);
1643 break;
1644 case BRW_OPCODE_F32TO16:
1645 assert(brw->gen >= 7);
1646 brw_F32TO16(p, dst, src[0]);
1647 break;
1648 case BRW_OPCODE_F16TO32:
1649 assert(brw->gen >= 7);
1650 brw_F16TO32(p, dst, src[0]);
1651 break;
1652 case BRW_OPCODE_CMP:
1653 brw_CMP(p, dst, inst->conditional_mod, src[0], src[1]);
1654 break;
1655 case BRW_OPCODE_SEL:
1656 brw_SEL(p, dst, src[0], src[1]);
1657 break;
1658 case BRW_OPCODE_BFREV:
1659 assert(brw->gen >= 7);
1660 /* BFREV only supports UD type for src and dst. */
1661 brw_BFREV(p, retype(dst, BRW_REGISTER_TYPE_UD),
1662 retype(src[0], BRW_REGISTER_TYPE_UD));
1663 break;
1664 case BRW_OPCODE_FBH:
1665 assert(brw->gen >= 7);
1666 /* FBH only supports UD type for dst. */
1667 brw_FBH(p, retype(dst, BRW_REGISTER_TYPE_UD), src[0]);
1668 break;
1669 case BRW_OPCODE_FBL:
1670 assert(brw->gen >= 7);
1671 /* FBL only supports UD type for dst. */
1672 brw_FBL(p, retype(dst, BRW_REGISTER_TYPE_UD), src[0]);
1673 break;
1674 case BRW_OPCODE_CBIT:
1675 assert(brw->gen >= 7);
1676 /* CBIT only supports UD type for dst. */
1677 brw_CBIT(p, retype(dst, BRW_REGISTER_TYPE_UD), src[0]);
1678 break;
1679 case BRW_OPCODE_ADDC:
1680 assert(brw->gen >= 7);
1681 brw_ADDC(p, dst, src[0], src[1]);
1682 break;
1683 case BRW_OPCODE_SUBB:
1684 assert(brw->gen >= 7);
1685 brw_SUBB(p, dst, src[0], src[1]);
1686 break;
1687 case BRW_OPCODE_MAC:
1688 brw_MAC(p, dst, src[0], src[1]);
1689 break;
1690
1691 case BRW_OPCODE_BFE:
1692 assert(brw->gen >= 7);
1693 brw_set_default_access_mode(p, BRW_ALIGN_16);
1694 if (dispatch_width == 16 && brw->gen < 8 && !brw->is_haswell) {
1695 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
1696 brw_BFE(p, firsthalf(dst), firsthalf(src[0]), firsthalf(src[1]), firsthalf(src[2]));
1697 brw_set_default_compression_control(p, BRW_COMPRESSION_2NDHALF);
1698 brw_BFE(p, sechalf(dst), sechalf(src[0]), sechalf(src[1]), sechalf(src[2]));
1699 brw_set_default_compression_control(p, BRW_COMPRESSION_COMPRESSED);
1700 } else {
1701 brw_BFE(p, dst, src[0], src[1], src[2]);
1702 }
1703 brw_set_default_access_mode(p, BRW_ALIGN_1);
1704 break;
1705
1706 case BRW_OPCODE_BFI1:
1707 assert(brw->gen >= 7);
1708 /* The Haswell WaForceSIMD8ForBFIInstruction workaround says that we
1709 * should
1710 *
1711 * "Force BFI instructions to be executed always in SIMD8."
1712 */
1713 if (dispatch_width == 16 && brw->is_haswell) {
1714 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
1715 brw_BFI1(p, firsthalf(dst), firsthalf(src[0]), firsthalf(src[1]));
1716 brw_set_default_compression_control(p, BRW_COMPRESSION_2NDHALF);
1717 brw_BFI1(p, sechalf(dst), sechalf(src[0]), sechalf(src[1]));
1718 brw_set_default_compression_control(p, BRW_COMPRESSION_COMPRESSED);
1719 } else {
1720 brw_BFI1(p, dst, src[0], src[1]);
1721 }
1722 break;
1723 case BRW_OPCODE_BFI2:
1724 assert(brw->gen >= 7);
1725 brw_set_default_access_mode(p, BRW_ALIGN_16);
1726 /* The Haswell WaForceSIMD8ForBFIInstruction workaround says that we
1727 * should
1728 *
1729 * "Force BFI instructions to be executed always in SIMD8."
1730 *
1731 * Otherwise we would be able to emit compressed instructions like we
1732 * do for the other three-source instructions.
1733 */
1734 if (dispatch_width == 16) {
1735 brw_set_default_compression_control(p, BRW_COMPRESSION_NONE);
1736 brw_BFI2(p, firsthalf(dst), firsthalf(src[0]), firsthalf(src[1]), firsthalf(src[2]));
1737 brw_set_default_compression_control(p, BRW_COMPRESSION_2NDHALF);
1738 brw_BFI2(p, sechalf(dst), sechalf(src[0]), sechalf(src[1]), sechalf(src[2]));
1739 brw_set_default_compression_control(p, BRW_COMPRESSION_COMPRESSED);
1740 } else {
1741 brw_BFI2(p, dst, src[0], src[1], src[2]);
1742 }
1743 brw_set_default_access_mode(p, BRW_ALIGN_1);
1744 break;
1745
1746 case BRW_OPCODE_IF:
1747 if (inst->src[0].file != BAD_FILE) {
1748 /* The instruction has an embedded compare (only allowed on gen6) */
1749 assert(brw->gen == 6);
1750 gen6_IF(p, inst->conditional_mod, src[0], src[1]);
1751 } else {
1752 brw_IF(p, dispatch_width == 16 ? BRW_EXECUTE_16 : BRW_EXECUTE_8);
1753 }
1754 break;
1755
1756 case BRW_OPCODE_ELSE:
1757 brw_ELSE(p);
1758 break;
1759 case BRW_OPCODE_ENDIF:
1760 brw_ENDIF(p);
1761 break;
1762
1763 case BRW_OPCODE_DO:
1764 brw_DO(p, BRW_EXECUTE_8);
1765 break;
1766
1767 case BRW_OPCODE_BREAK:
1768 brw_BREAK(p);
1769 brw_set_default_predicate_control(p, BRW_PREDICATE_NONE);
1770 break;
1771 case BRW_OPCODE_CONTINUE:
1772 brw_CONT(p);
1773 brw_set_default_predicate_control(p, BRW_PREDICATE_NONE);
1774 break;
1775
1776 case BRW_OPCODE_WHILE:
1777 brw_WHILE(p);
1778 loop_count++;
1779 break;
1780
1781 case SHADER_OPCODE_RCP:
1782 case SHADER_OPCODE_RSQ:
1783 case SHADER_OPCODE_SQRT:
1784 case SHADER_OPCODE_EXP2:
1785 case SHADER_OPCODE_LOG2:
1786 case SHADER_OPCODE_SIN:
1787 case SHADER_OPCODE_COS:
1788 assert(brw->gen < 6 || inst->mlen == 0);
1789 if (brw->gen >= 7) {
1790 gen6_math(p, dst, brw_math_function(inst->opcode), src[0],
1791 brw_null_reg());
1792 } else if (brw->gen == 6) {
1793 generate_math_gen6(inst, dst, src[0], brw_null_reg());
1794 } else if (brw->gen == 5 || brw->is_g4x) {
1795 generate_math_g45(inst, dst, src[0]);
1796 } else {
1797 generate_math_gen4(inst, dst, src[0]);
1798 }
1799 break;
1800 case SHADER_OPCODE_INT_QUOTIENT:
1801 case SHADER_OPCODE_INT_REMAINDER:
1802 case SHADER_OPCODE_POW:
1803 assert(brw->gen < 6 || inst->mlen == 0);
1804 if (brw->gen >= 7 && inst->opcode == SHADER_OPCODE_POW) {
1805 gen6_math(p, dst, brw_math_function(inst->opcode), src[0], src[1]);
1806 } else if (brw->gen >= 6) {
1807 generate_math_gen6(inst, dst, src[0], src[1]);
1808 } else {
1809 generate_math_gen4(inst, dst, src[0]);
1810 }
1811 break;
1812 case FS_OPCODE_PIXEL_X:
1813 generate_pixel_xy(dst, true);
1814 break;
1815 case FS_OPCODE_PIXEL_Y:
1816 generate_pixel_xy(dst, false);
1817 break;
1818 case FS_OPCODE_CINTERP:
1819 brw_MOV(p, dst, src[0]);
1820 break;
1821 case FS_OPCODE_LINTERP:
1822 generate_linterp(inst, dst, src);
1823 break;
1824 case SHADER_OPCODE_TEX:
1825 case FS_OPCODE_TXB:
1826 case SHADER_OPCODE_TXD:
1827 case SHADER_OPCODE_TXF:
1828 case SHADER_OPCODE_TXF_CMS:
1829 case SHADER_OPCODE_TXF_UMS:
1830 case SHADER_OPCODE_TXF_MCS:
1831 case SHADER_OPCODE_TXL:
1832 case SHADER_OPCODE_TXS:
1833 case SHADER_OPCODE_LOD:
1834 case SHADER_OPCODE_TG4:
1835 case SHADER_OPCODE_TG4_OFFSET:
1836 generate_tex(inst, dst, src[0], src[1]);
1837 break;
1838 case FS_OPCODE_DDX:
1839 generate_ddx(inst, dst, src[0], src[1]);
1840 break;
1841 case FS_OPCODE_DDY:
1842 /* Make sure fp->UsesDFdy flag got set (otherwise there's no
1843 * guarantee that key->render_to_fbo is set).
1844 */
1845 assert(stage == MESA_SHADER_FRAGMENT &&
1846 ((gl_fragment_program *) prog)->UsesDFdy);
1847 generate_ddy(inst, dst, src[0], src[1],
1848 ((brw_wm_prog_key * const) this->key)->render_to_fbo);
1849 break;
1850
1851 case SHADER_OPCODE_GEN4_SCRATCH_WRITE:
1852 generate_scratch_write(inst, src[0]);
1853 break;
1854
1855 case SHADER_OPCODE_GEN4_SCRATCH_READ:
1856 generate_scratch_read(inst, dst);
1857 break;
1858
1859 case SHADER_OPCODE_GEN7_SCRATCH_READ:
1860 generate_scratch_read_gen7(inst, dst);
1861 break;
1862
1863 case FS_OPCODE_UNIFORM_PULL_CONSTANT_LOAD:
1864 generate_uniform_pull_constant_load(inst, dst, src[0], src[1]);
1865 break;
1866
1867 case FS_OPCODE_UNIFORM_PULL_CONSTANT_LOAD_GEN7:
1868 generate_uniform_pull_constant_load_gen7(inst, dst, src[0], src[1]);
1869 break;
1870
1871 case FS_OPCODE_VARYING_PULL_CONSTANT_LOAD:
1872 generate_varying_pull_constant_load(inst, dst, src[0], src[1]);
1873 break;
1874
1875 case FS_OPCODE_VARYING_PULL_CONSTANT_LOAD_GEN7:
1876 generate_varying_pull_constant_load_gen7(inst, dst, src[0], src[1]);
1877 break;
1878
1879 case FS_OPCODE_REP_FB_WRITE:
1880 case FS_OPCODE_FB_WRITE:
1881 generate_fb_write(inst);
1882 break;
1883
1884 case FS_OPCODE_BLORP_FB_WRITE:
1885 generate_blorp_fb_write(inst);
1886 break;
1887
1888 case FS_OPCODE_MOV_DISPATCH_TO_FLAGS:
1889 generate_mov_dispatch_to_flags(inst);
1890 break;
1891
1892 case FS_OPCODE_DISCARD_JUMP:
1893 generate_discard_jump(inst);
1894 break;
1895
1896 case SHADER_OPCODE_SHADER_TIME_ADD:
1897 generate_shader_time_add(inst, src[0], src[1], src[2]);
1898 break;
1899
1900 case SHADER_OPCODE_UNTYPED_ATOMIC:
1901 generate_untyped_atomic(inst, dst, src[0], src[1]);
1902 break;
1903
1904 case SHADER_OPCODE_UNTYPED_SURFACE_READ:
1905 generate_untyped_surface_read(inst, dst, src[0]);
1906 break;
1907
1908 case FS_OPCODE_SET_SIMD4X2_OFFSET:
1909 generate_set_simd4x2_offset(inst, dst, src[0]);
1910 break;
1911
1912 case FS_OPCODE_SET_OMASK:
1913 generate_set_omask(inst, dst, src[0]);
1914 break;
1915
1916 case FS_OPCODE_SET_SAMPLE_ID:
1917 generate_set_sample_id(inst, dst, src[0], src[1]);
1918 break;
1919
1920 case FS_OPCODE_PACK_HALF_2x16_SPLIT:
1921 generate_pack_half_2x16_split(inst, dst, src[0], src[1]);
1922 break;
1923
1924 case FS_OPCODE_UNPACK_HALF_2x16_SPLIT_X:
1925 case FS_OPCODE_UNPACK_HALF_2x16_SPLIT_Y:
1926 generate_unpack_half_2x16_split(inst, dst, src[0]);
1927 break;
1928
1929 case FS_OPCODE_PLACEHOLDER_HALT:
1930 /* This is the place where the final HALT needs to be inserted if
1931 * we've emitted any discards. If not, this will emit no code.
1932 */
1933 if (!patch_discard_jumps_to_fb_writes()) {
1934 if (unlikely(debug_flag)) {
1935 annotation.ann_count--;
1936 }
1937 }
1938 break;
1939
1940 case FS_OPCODE_INTERPOLATE_AT_CENTROID:
1941 generate_pixel_interpolator_query(inst, dst, src[0], src[1],
1942 GEN7_PIXEL_INTERPOLATOR_LOC_CENTROID);
1943 break;
1944
1945 case FS_OPCODE_INTERPOLATE_AT_SAMPLE:
1946 generate_pixel_interpolator_query(inst, dst, src[0], src[1],
1947 GEN7_PIXEL_INTERPOLATOR_LOC_SAMPLE);
1948 break;
1949
1950 case FS_OPCODE_INTERPOLATE_AT_SHARED_OFFSET:
1951 generate_pixel_interpolator_query(inst, dst, src[0], src[1],
1952 GEN7_PIXEL_INTERPOLATOR_LOC_SHARED_OFFSET);
1953 break;
1954
1955 case FS_OPCODE_INTERPOLATE_AT_PER_SLOT_OFFSET:
1956 generate_pixel_interpolator_query(inst, dst, src[0], src[1],
1957 GEN7_PIXEL_INTERPOLATOR_LOC_PER_SLOT_OFFSET);
1958 break;
1959
1960 default:
1961 if (inst->opcode < (int) ARRAY_SIZE(opcode_descs)) {
1962 _mesa_problem(ctx, "Unsupported opcode `%s' in FS",
1963 opcode_descs[inst->opcode].name);
1964 } else {
1965 _mesa_problem(ctx, "Unsupported opcode %d in FS", inst->opcode);
1966 }
1967 abort();
1968
1969 case SHADER_OPCODE_LOAD_PAYLOAD:
1970 unreachable("Should be lowered by lower_load_payload()");
1971 }
1972
1973 if (inst->no_dd_clear || inst->no_dd_check || inst->conditional_mod) {
1974 assert(p->next_insn_offset == last_insn_offset + 16 ||
1975 !"conditional_mod, no_dd_check, or no_dd_clear set for IR "
1976 "emitting more than 1 instruction");
1977
1978 brw_inst *last = &p->store[last_insn_offset / 16];
1979
1980 brw_inst_set_cond_modifier(brw, last, inst->conditional_mod);
1981 brw_inst_set_no_dd_clear(brw, last, inst->no_dd_clear);
1982 brw_inst_set_no_dd_check(brw, last, inst->no_dd_check);
1983 }
1984 }
1985
1986 brw_set_uip_jip(p);
1987 annotation_finalize(&annotation, p->next_insn_offset);
1988
1989 int before_size = p->next_insn_offset - start_offset;
1990 brw_compact_instructions(p, start_offset, annotation.ann_count,
1991 annotation.ann);
1992 int after_size = p->next_insn_offset - start_offset;
1993
1994 if (unlikely(debug_flag)) {
1995 if (shader_prog) {
1996 fprintf(stderr,
1997 "Native code for %s fragment shader %d (SIMD%d dispatch):\n",
1998 shader_prog->Label ? shader_prog->Label : "unnamed",
1999 shader_prog->Name, dispatch_width);
2000 } else if (prog) {
2001 fprintf(stderr,
2002 "Native code for fragment program %d (SIMD%d dispatch):\n",
2003 prog->Id, dispatch_width);
2004 } else {
2005 fprintf(stderr, "Native code for blorp program (SIMD%d dispatch):\n",
2006 dispatch_width);
2007 }
2008 fprintf(stderr, "SIMD%d shader: %d instructions. %d loops. Compacted %d to %d"
2009 " bytes (%.0f%%)\n",
2010 dispatch_width, before_size / 16, loop_count, before_size, after_size,
2011 100.0f * (before_size - after_size) / before_size);
2012
2013 dump_assembly(p->store, annotation.ann_count, annotation.ann, brw, prog);
2014 ralloc_free(annotation.ann);
2015 }
2016 }
2017
2018 const unsigned *
2019 fs_generator::generate_assembly(const cfg_t *simd8_cfg,
2020 const cfg_t *simd16_cfg,
2021 unsigned *assembly_size)
2022 {
2023 assert(simd8_cfg || simd16_cfg);
2024
2025 if (simd8_cfg) {
2026 dispatch_width = 8;
2027 generate_code(simd8_cfg);
2028 }
2029
2030 if (simd16_cfg) {
2031 /* align to 64 byte boundary. */
2032 while (p->next_insn_offset % 64) {
2033 brw_NOP(p);
2034 }
2035
2036 assert(stage == MESA_SHADER_FRAGMENT);
2037 brw_wm_prog_data *prog_data = (brw_wm_prog_data*) this->prog_data;
2038
2039 /* Save off the start of this SIMD16 program */
2040 prog_data->prog_offset_16 = p->next_insn_offset;
2041
2042 brw_set_default_compression_control(p, BRW_COMPRESSION_COMPRESSED);
2043
2044 dispatch_width = 16;
2045 generate_code(simd16_cfg);
2046 }
2047
2048 return brw_get_program(p, assembly_size);
2049 }